データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST8024S データシート(PDF) 18 Page - Sitronix Technology Co., Ltd.

部品番号 ST8024S
部品情報  COM/SEG LCD Driver
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SITRONIX [Sitronix Technology Co., Ltd.]
ホームページ  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST8024S データシート(HTML) 18 Page - Sitronix Technology Co., Ltd.

Back Button ST8024S Datasheet HTML 14Page - Sitronix Technology Co., Ltd. ST8024S Datasheet HTML 15Page - Sitronix Technology Co., Ltd. ST8024S Datasheet HTML 16Page - Sitronix Technology Co., Ltd. ST8024S Datasheet HTML 17Page - Sitronix Technology Co., Ltd. ST8024S Datasheet HTML 18Page - Sitronix Technology Co., Ltd. ST8024S Datasheet HTML 19Page - Sitronix Technology Co., Ltd. ST8024S Datasheet HTML 20Page - Sitronix Technology Co., Ltd. ST8024S Datasheet HTML 21Page - Sitronix Technology Co., Ltd. ST8024S Datasheet HTML 22Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 27 page
background image
ST8024S
Ver 0.39
Page 18/27
2008/05/05
(Segment Mode 3) (LGND=VSS = GND = 0V, VDD = +2.5 to +3.0V, V0 = +15.0 to +30.0V, TOPR = -25 to +85°C)
PARAMETER
SYMBOL CONDITIONS
MIN.
TYP.
MAX.
UNIT
NOTE
Shift clock period
tWCK
tR,tF ≤ 10ns
82
ns
1
Shift clock "H" pulse width
tWCKH
28
ns
Shift clock "L” pulse width
tWCKL
28
ns
Data setup time
tDS
20
ns
Data hold time
tDH
23
ns
Latch pulse "H" pulse width
tWLPH
30
ns
Shift clock rise to latch pulse rise time
tLD
0
ns
Shift clock fall to latch pulse fall time
tSL
65
ns
Latch pulse rise to shift clock rise time
tLS
30
ns
Latch pulse fall to shift clock fall time
tLH
30
ns
Enable setup time
tS
15
ns
Input signal rise time
tR
50
ns
2
Input signal fall time
tF
50
ns
2
/DISPOFF removal time
tSD
100
ns
/DISPOFF "L" pulse width
tWDL
1.2
µ s
Output delay time (1)
tD
CL = 15 pF
57
ns
Output delay time (2)
tPD1, tPD2
CL = 15 pF
1.2
µ s
Output delay time (3)
tPD3
CL = 15 pF
1.2
µ s
NOTES:
1. Takes the cascade connection into consideration.
2. (tWCK - tWCKH - tWCKL)/2 is maximum in the case of high speed operation.
(Common Mode) (LGND=VSS = 0V, VDD = +2.5 to +5.5V, V0 = +15.0 to +30.0V, TOPR = -25 to +85°C)
PARAMETER
SYMBOL
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Shift clock period
tWLP
tR,tF ≤ 20ns
250
ns
VDD = +5.0± 0.5V
15
ns
Shift clock "H" pulse width
tWLPH
VDD = +2.5+ 4.5V
30
ns
Data setup time
tSU
30
ns
Data hold time
tH
50
ns
Input signal rise time
tR
50
ns
Input signal fall time
tF
50
ns
/DISPOFF removal time
tSD
100
ns
/DISPOFF "L" pulse width
tWDL
1.2
µ s
Output delay time (1)
tDL
CL = 15 pF
200
ns
Output delay time (2)
tPD1, t PD2
CL = 15 pF
1.2
µ s
Output delay time (3)
t PD3
CL = 15 pF
1.2
µ s



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com