データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

DM9010EP データシート(PDF) 13 Page - Davicom Semiconductor, Inc.

部品番号 DM9010EP
部品情報  10/100 Mbps Single Chip Ethernet Controller with General Processor Interface
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  DAVICOM [Davicom Semiconductor, Inc.]
ホームページ  http://www.davicom.com.tw
Logo DAVICOM - Davicom Semiconductor, Inc.

DM9010EP データシート(HTML) 13 Page - Davicom Semiconductor, Inc.

Back Button DM9010EP Datasheet HTML 9Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 10Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 11Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 12Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 13Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 14Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 15Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 16Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 17Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 62 page
background image
DM9010
Single Chip Ethernet Controller with General Processor Interface
Preliminary
13
Version: DM9010-17--DS-P04
Jan. 18, 2006
1
1
reserved
66
EECK
O,PD Clock to EEPROM
67
EECS
O,PD Chip Select to EEPROM
This pin is also used as a strap pin to define the LED modes.
When it is pulled high, the LED mode is mode 1; Otherwise it is mode 0
Note: The pins EECS,EECK and EEDO are all have a pulled down resistor about 60k ohm internally
5.4 Clock Interface
21
X2_25M
O
Crystal 25MHz Out
22
X1_25M
I
Crystal 25MHz In
59
CLK20MO
I/O,PD 20Mhz Clock Output
It is used as the clock signal for the external MII device’s clock is 20MHz
This pin has a pulled down resistor about 60k ohm internally.
When pin TEST5 state is high, this pin act as the system clock.
5.5 LED Interface
60
SPLED
O
Speed LED
Its low output indicates that the internal PHY is operated in 100M/S, or it
is floating for the 10M mode of the internal PHY
61
FDLED
O
Full-duplex LED
In LED mode 1, Its low output indicates that the internal PHY is operated
in full-duplex mode, or it is floating for the half-duplex mode of the internal
PHY
In LED mode 0, Its low output indicates that the internal PHY is operated
in 10M mode, or it is floating for the 100M mode of the internal PHY
62
LKLED
O
Link / Active LED
In LED mode 1, it is the combined LED of link and carrier sense signal of
the internal PHY
In LED mode 0, it is the LED of the carrier sense signal of the internal
PHY only
5.6 10/100 PHY/Fiber
24
SD
I
Fiber-optic Signal Detect
PECL signal, which indicates whether or not the fiber-optic receive pair is
receiving valid levels
25
BGGND
P
Bandgap Ground
26
BGRES
I/O
Bandgap Pin
27,28
RXVDD25
P
Internal regulator 2.5V output for TP RX
29
RXI+
I/O
TP RX Input
30
RXI-
I/O
TP RX Input
31
RXGND
P
RX Ground
32
TXGND
P
TX Ground
33
TXO+
I/O
TP TX Output
34
TXO-
I/O
TP TX Output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com