データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

WM5615IP データシート(PDF) 7 Page - Wolfson Microelectronics plc

部品番号 WM5615IP
部品情報  10-Bit Digital-to-Analogue Converter
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  WOLFSON [Wolfson Microelectronics plc]
ホームページ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM5615IP データシート(HTML) 7 Page - Wolfson Microelectronics plc

Back Button WM5615IP Datasheet HTML 3Page - Wolfson Microelectronics plc WM5615IP Datasheet HTML 4Page - Wolfson Microelectronics plc WM5615IP Datasheet HTML 5Page - Wolfson Microelectronics plc WM5615IP Datasheet HTML 6Page - Wolfson Microelectronics plc WM5615IP Datasheet HTML 7Page - Wolfson Microelectronics plc WM5615IP Datasheet HTML 8Page - Wolfson Microelectronics plc WM5615IP Datasheet HTML 9Page - Wolfson Microelectronics plc WM5615IP Datasheet HTML 10Page - Wolfson Microelectronics plc WM5615IP Datasheet HTML 11Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
Wolfson Microelectronics
7
WM5615
Pin Description
PIN
NAME
FUNCTION
1
DIN
Serial data input.
2
SCLK
Serial clock input.
3
CS
Chip select, active low.
4
DOUT
Serial data output for daisy-
chaining.
5
AGND
Analogue ground.
6
REFIN
Reference input.
7
VOUT
DAC output.
8
VDD
Positive power supply.
Timing Diagram
Detailed Description
General Function
The WM5615 uses a resistor string network buffered
with a single-supply CMOS op amp in a fixed gain of x2 to
convert 10-bit digital data to analogue voltage levels (see
Block Diagram). The topology of the WM5615 makes the
output the same polarity as the reference input (see Ta-
ble 1).
An internal reset circuit forces the DAC register to reset
to all 0s on power-up.
VOUT
R
+
VDD
AGND
0.1µF
DOUT
DIN
SCLK
-
R
+5V
CS
REFIN
Figure 1 - Typical Operating Circuit
th(CSHO)
tsu(CSS)
th(CSH1)
th(DH)
tsu(DS)
DIN
DOUT
SCLK
CS
tw(CH)
tw(CL)
tw(CS)
tsu(CS1)
tpd(DOUT)
Previous LSB
NOTES: A. The input clock, applied at the SCLK terminal, should be inhibited low when CS is high to minimise clock feedthrough.
B. Data input from preceeding conversion cycle.
C. Sixteenth SCLK falling edge.
See note A
See note C
See note B
+
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com