| データシートサーチシステム |
|
X24C08 データシート(PDF) 11 Page - Xicor Inc. |
|
|
|||||||||||||||||||||||||||||
X24C08 データシート(HTML) 11 Page - Xicor Inc. |
|
11 / 16 page ![]() X24C08 11 WRITE CYCLE LIMITS Symbol Parameter Min. Typ.(5) Max. Units tWR(6) Write Cycle Time 5 10 ms 3842 PGM T08 The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the X24C08 bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address. 3842 FHD F05 Write Cycle Timing Notes: (5) Typical values are for TA = 25°C and nominal supply voltage (5V). (6) tWR is the minimum cycle time from the system perspective when polling techniques are not used. It is the maximum time the device requires to perform the internal write operation. SYMBOL TABLE Must be steady Will be steady May change from Low to High Will change from Low to High May change from High to Low Will change from High to Low Don’t Care: Changes Allowed Changing: State Not Known N/A Center Line is High Impedance OUTPUTS INPUTS WAVEFORM Guidelines for Calculating Typical Values of Bus Pull-Up Resistors 3842 FHD F17 120 100 80 40 60 20 20 40 60 80 100 120 0 0 BUS CAPACITANCE (pF) MIN. RESISTANCE MAX. RESISTANCE RMAX = CBUS tRMAX RMIN = IOL MIN VCC MAX =1.8K Ω SCL SDA 8th BIT WORD n ACK tWR STOP CONDITION START CONDITION X24C08 ADDRESS |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |