CS5530 datasheet(32/36 Pages) CIRRUS

32 / 36 page

CS5530

DS742F3

3. PIN DESCRIPTIONS

Clock Generator

OSC1; OSC2 – Master Clock

An inverting amplifier inside the chip is connected between these pins and can be used with a

crystal to provide the master clock for the device. Alternatively, an external (CMOS compatible)

clock (powered relative to VD+) can be supplied into the OSC2 pin to provide the master clock

for the device.

Control Pins and Serial Data I/O

CS – Chip Select

When active low, the port will recognize SCLK. When high the SDO pin will output a high

impedance state. CS should be changed when SCLK = 0.

SDI – Serial Data Input

SDI is the input pin of the serial input port. Data will be input at a rate determined by SCLK.

SDO – Serial Data Output

SDO is the serial data output. It will output a high impedance state if CS = 1.

SCLK – Serial Clock Input

A clock signal on this pin determines the input/output rate of the data for the SDI/SDO pins

respectively. This input is a Schmitt trigger to allow for slow rise time signals. The SCLK pin

will recognize clocks only when CS is low.

A0 – Logic Output (Analog), A1 – Logic Output (Analog)

The logic states of A1-A0 mimic the A1-A0 bits in the Configuration Register. Logic

Output 0 = VA-, and Logic Output 1 = VA+.

813

VREF+

VREF-

SCLK

DGND

VA-

VA+

AIN1-

AIN1+

SDO

OSC1

OSC2

SERIAL DATA INPUT

LOGIC OUTPUT (ANALOG)

POSITIVE ANALOG POWER

AMPLIFIER CAPACITOR CONNECT

DIFFERENTIAL ANALOG INPUT

CHIP SELECT

VOLTAGE REFERENCE INPUT

SERIAL CLOCK INPUT

POSITIVE DIGITAL POWER

DIGITAL GROUND

SERIAL DATA OUT

MASTER CLOCK

CS5530

DIFFERENTIAL ANALOG INPUT

SDI

VD+

NEGATIVE ANALOG POWER

MASTER CLOCK

LOGIC OUTPUT (ANALOG)

CS5530 データシート(PDF) 32 Page - Cirrus Logic

CS5530 データシート(HTML) 32 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

データシートダウンロード