CS8427-CSZ datasheet(26/60 Pages) CIRRUS

26 / 60 page

CS8427

DS477F5

mode is used for active-low, wired-OR hook-ups

with multiple peripherals connected to the micro-

controller interrupt input pin.

Many conditions can cause an interrupt, as listed in

the interrupt status register descriptions. Each

source may be masked off using mask register

bits. In addition, each source may be set to rising

edge, falling edge, or level-sensitive. Combined

with the option of level-sensitive or edge-sensitive

modes within the microcontroller, many different

set-ups are possible depending on the needs of

the equipment designer.

MA P

MSB

LSB

DATA

by te 1

by te n

R/W

AD D R E S S

CH IP

ADDRESS

CH IP

CD IN

CC L K

CD OU T

MSB

LSB MSB

LSB

0010000

MAP = Memory Address Pointer, 8 bits, MSB first

High Impedance

Figure 17. Control Port Timing in SPI Mode

SDA

SCL

0010

AD2-0

R/W

Start

ACK DATA7-0 ACK DATA7-0 ACK

Stop

Note 2

Note 1

Note 1: AD2 is derived from a resistor attached to the EMPH pin,

Note 2: If operation is a write, this byte contains the Memory Address Pointer, MAP

AD1 and AD0 are determined by the state of the corresponding pins

Note 3: If operation is a read, the last bit of the read should be a NACK(high)

Note 3

Figure 18. Control Port Timing in I²C Mode

CS8427-CSZ データシート(PDF) 26 Page - Cirrus Logic

CS8427-CSZ データシート(HTML) 26 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

データシートダウンロード