| データシートサーチシステム |
|
STM8S207MB データシート(PDF) 77 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S207MB データシート(HTML) 77 Page - STMicroelectronics |
|
77 / 103 page ![]() STM8S207xx, STM8S208xx Electrical characteristics Doc ID 14733 Rev 9 77/103 Figure 34. Typical NRST pull-up resistance vs VDD @ 4 temperatures Figure 35. Typical NRST pull-up current Ipu vs VDD @ 4 temperatures The reset network shown in Figure 36 protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the VIL max. level specified in Table 37. Otherwise the reset is not taken into account internally. Figure 36. Recommended reset pin protection 30 35 40 45 50 55 60 2.5 3 3.5 4 4.5 5 5.5 6 -40˚C 25˚C 85˚C 125˚C VDD [V] 0 20 40 60 80 100 120 140 01 234 5 6 V DD [V] -40˚C 25˚C 85˚C 125˚C ai15069 0.01µF External reset circuit STM8 Filter RPU VDD Internal reset NRST (optional) |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |