データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PRTR5V0U2AX データシート(PDF) 5 Page - NXP Semiconductors

部品番号 PRTR5V0U2AX
部品情報  Ultra low capacitance double rail-to-rail ESD protection diode in a SOT143B package
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NXP [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo NXP - NXP Semiconductors

PRTR5V0U2AX データシート(HTML) 5 Page - NXP Semiconductors

  PRTR5V0U2AX Datasheet HTML 1Page - NXP Semiconductors PRTR5V0U2AX Datasheet HTML 2Page - NXP Semiconductors PRTR5V0U2AX Datasheet HTML 3Page - NXP Semiconductors PRTR5V0U2AX Datasheet HTML 4Page - NXP Semiconductors PRTR5V0U2AX Datasheet HTML 5Page - NXP Semiconductors PRTR5V0U2AX Datasheet HTML 6Page - NXP Semiconductors PRTR5V0U2AX Datasheet HTML 7Page - NXP Semiconductors PRTR5V0U2AX Datasheet HTML 8Page - NXP Semiconductors PRTR5V0U2AX Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
PRTR5V0U2AX_2
© NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 02 — 21 December 2006
5 of 10
NXP Semiconductors
PRTR5V0U2AX
Ultra low capacitance double rail-to-rail ESD protection diode
7.
Application information
Handling data rates up to 480 Mbit/s, USB 2.0 interfaces require ESD protection devices
with an extremely low line capacitance in order to avoid signal distortion.
With a capacitance of only 1.8 pF, the NXP PRTR5V0U2AX offers IEC 61000-4-2, level 4
compliant ESD protection.
The PRTR5V0U2AX integrates two ultra-low capacitance rail-to-rail ESD protection
diodes and an additional ESD protection diode in a small 4 lead SOT143B package.
The additional ESD protection diode connected between ground and VCC prevents
charging of the supply.
To achieve the maximum ESD protection level, no additional external capacitors are
required.
Circuit board layout and protection device placement
Circuit board layout is critical for the suppression of ESD, Electrical Fast Transient (EFT)
and surge transients. The following guidelines are recommended:
1. Place the PRTR5V0U2AX as close to the input terminal or connector as possible.
2. The path length between the PRTR5V0U2AX and the protected line should be
minimized.
3. Keep parallel signal paths to a minimum.
4. Avoid running protected conductors in parallel with unprotected conductors.
5. Minimize all printed-circuit board conductive loops including power and ground loops.
6. Minimize the length of the transient return path to ground.
7. Avoid using shared transient return paths to a common ground point.
8. Ground planes should be used whenever possible. For multilayer printed-circuit
boards, use ground vias.
Fig 3.
Application diagram: USB 2.0
006aaa485
D
+
D
D
+
D
GND
USB controller
common mode
choke
protected IC/device
VBUS
VBUS



Html Pages

1 2 3 4 5 6 7 8 9 10


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com