データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TSV6292ILT データシート(PDF) 13 Page - STMicroelectronics

部品番号 TSV6292ILT
部品情報  Micropower, wide bandwidth CMOS operational amplifiers
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TSV6292ILT データシート(HTML) 13 Page - STMicroelectronics

Back Button TSV6292ILT Datasheet HTML 9Page - STMicroelectronics TSV6292ILT Datasheet HTML 10Page - STMicroelectronics TSV6292ILT Datasheet HTML 11Page - STMicroelectronics TSV6292ILT Datasheet HTML 12Page - STMicroelectronics TSV6292ILT Datasheet HTML 13Page - STMicroelectronics TSV6292ILT Datasheet HTML 14Page - STMicroelectronics TSV6292ILT Datasheet HTML 15Page - STMicroelectronics TSV6292ILT Datasheet HTML 16Page - STMicroelectronics TSV6292ILT Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 25 page
background image
TSV629x, TSV629xA
Application information
Doc ID 16882 Rev 2
13/25
4
Application information
4.1
Operating voltages
The TSV629x can operate from 1.5 to 5.5 V. The devices’ parameters are fully specified for
1.8, 3.3 and 5 V power supplies. However, the parameters are very stable in the full VCC
range and several characterization curves show the TSV629x characteristics at 1.5 V.
Additionally, the main specifications are guaranteed in extended temperature ranges from
-40° C to +125° C.
4.2
Rail-to-rail input
The TSV629x are built with two complementary PMOS and NMOS input differential pairs.
The devices have a rail-to-rail input, and the input common mode range is extended from
VCC- - 0.1 V to VCC+ + 0.1 V. The transition between the two pairs appears at VCC+ - 0.7 V.
In the transition region, the performance of CMR, SVR, Vio (Figure 19 and Figure 20) and
THD is slightly degraded.
The devices are guaranteed without phase reversal.
4.3
Rail-to-rail output
The operational amplifiers’ output level can go close to the rails: 35 mV maximum above and
below the rail when connected to a 10 k
Ω resistive load to VCC/2.
Figure 19.
Input offset voltage vs input
common mode at VCC = 1.5 V
Figure 20.
Input offset voltage vs input
common mode at VCC = 5 V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com