データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PCM4104IPFBREP データシート(PDF) 19 Page - Texas Instruments

部品番号 PCM4104IPFBREP
部品情報  High-Performance, 24-Bit, 216-kHz Sampling, Four-Channel Audio Digital-to-Analog Converter
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

PCM4104IPFBREP データシート(HTML) 19 Page - Texas Instruments

Back Button PCM4104IPFBREP Datasheet HTML 15Page - Texas Instruments PCM4104IPFBREP Datasheet HTML 16Page - Texas Instruments PCM4104IPFBREP Datasheet HTML 17Page - Texas Instruments PCM4104IPFBREP Datasheet HTML 18Page - Texas Instruments PCM4104IPFBREP Datasheet HTML 19Page - Texas Instruments PCM4104IPFBREP Datasheet HTML 20Page - Texas Instruments PCM4104IPFBREP Datasheet HTML 21Page - Texas Instruments PCM4104IPFBREP Datasheet HTML 22Page - Texas Instruments PCM4104IPFBREP Datasheet HTML 23Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 43 page
background image
www.ti.com
Analog
Outputs
65,536
SCKI Periods
Outputs are On
Outputs are
Muted
RST
0V
V
DD
Analog
Outputs
1024
SCKI Periods
Required for
Initialization
1024
SCKI Periods
Required for
Initialization
Outputs are On
Outputs are On
Outputs are On
Outputs are
High Impedance
Outputs are
High Impedance
Outputs Transition
from High Impedance
to Muted State
Outputs Transition
from High Impedance
to Muted State
PDN12
PDN34
LO
HI
Outputs are On
Transitioning
to Driven State
AUDIO SERIAL PORT
LRCK
BCK
DATA0
DATA1
FSX
CLKX
DX0
DX1
System Clock
PCM4104
DSP
SCKI
PCM4104-EP
SBAS419 – JUNE 2007
Figure 8. Analog Output State for Power-Down Operations
The audio serial port provides a common interface to digital signal processors, digital interface receivers (AES3,
S/PDIF), and other digital audio devices. The port operates as a slave to the processor, receiver, or other clock
generation circuitry. Figure 9 illustrates a typical audio serial port connection to a processor or receiver. The
audio serial port is comprised of four signal pins: BCK (pin 15), LRCK (pin 16), DATA0 (pin 17), and DATA1 (pin
18).
Figure 9. Audio Serial Port Connections for Left Justified, Right Justified, and I2S Formats
19
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com