データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM6510 データシート(PDF) 9 Page - STMicroelectronics

部品番号 STM6510
部品情報  Dual push-button Smart ResetTM with capacitor-adjustable delays
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM6510 データシート(HTML) 9 Page - STMicroelectronics

Back Button STM6510 Datasheet HTML 5Page - STMicroelectronics STM6510 Datasheet HTML 6Page - STMicroelectronics STM6510 Datasheet HTML 7Page - STMicroelectronics STM6510 Datasheet HTML 8Page - STMicroelectronics STM6510 Datasheet HTML 9Page - STMicroelectronics STM6510 Datasheet HTML 10Page - STMicroelectronics STM6510 Datasheet HTML 11Page - STMicroelectronics STM6510 Datasheet HTML 12Page - STMicroelectronics STM6510 Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 26 page
background image
STM6510
Description
Doc ID 16788 Rev 2
9/26
1.3
Pin descriptions
1.3.1
Power supply (VCC)
This pin is used to provide the power to the Smart Reset™ device and to monitor the power
supply. A 0.1 µF decoupling ceramic capacitor is recommended to be connected between
the VCC and VSS pins.
1.3.2
Ground (VSS)
This is the supply ground for the device.
1.3.3
Smart Reset™ push-button inputs (SR0, SR1)
Both SR0 and SR1 need to be held active at the same time for at least tSRC to activate the
reset output pulse. Include an internal 65 k
Ω pull-up resistor to VCC for each input.
Figure 6.
Timing waveforms
1.3.4
Adjustable delay of Smart Reset™ input (SRC pin)
This pin controls the setup time before the push-button action is validated by the reset
output. It is connected to an external capacitor (CSRC), which is tied to ground to provide the
desired value of setup time (tSRC).
Calculated tSRC and CSRC examples are given in Table 2. Refer also to Table 6.
AM00393
RST
SR0
SR1
tSRC
tREC
Table 2.
tSRC programmed by an ideal external capacitor
Calculated CSRC
value [µF]
Setup delay tSRC [s]
(1)(2)
1.
Example calculations based on an ideal capacitor. During application design and component selection it
should be considered that the current flowing into the external tSRC programming capacitor (CSRC) is on
the order of 100 nA, therefore a low-leakage capacitor (ceramic or film capacitor) and an adequate PCB
environment should be used to prevent tSRC accuracy from being affected. A recommended minimum
value of CSRC is 0.01 µF.
2.
In case of repeated activations of the tSRC counter, an interval of 10 ms min. is needed between the
activations to fully discharge CSRC, so that the next tSRC is as specified.
Closest common
CSRC value [µF]
Min.
Typ.
Max.
0.2
2
3
4
0.22
0.3
3
4.5
6
0.33
0.6
6
9
12
0.56
110
15
20
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com