2-81
RF2127
Rev A3 010720
2
Pin
Function
Description
Interface Schematic
1VCC2
Power supply for the driver stage and interstage matching. Matching is
typicallydone by amicrostriplinetoVCC that is RF grounded at the
VCC side. See the application information for details.
2GND1
Ground connection for the driver stage. Keep traces physically short
and connect immediately to the ground plane for best performance.
This connection should be separated from the ground connection for
the output stage, i.e., using separate traces and vias.
3PD
Power Down control. When this pin is "low", all circuits are shut off. A
"low" is typically 1.2V or less at room temperature. When this pin is
"high", all circuits are operating normally. A "high" is VCC.IfVPD is
below VCC, output power and performance will be degraded. This could
be used to obtain some gain control, but results are not guaranteed.
4RF IN
RF Input. This is a 50
Ω input, but the actual impedance depends on
the matching provided on pin 1. An external DC blocking capacitor is
required if this port is connected to a DC path to ground.
5GND2
Ground connection for the output stage. Keep traces physically short
and connect immediately to the ground plane for best performance.
This connection should be separated from the ground connection for
the driver stage, i.e., using separate traces and vias.
6RF OUT
RF Output and power supply for the output stage. Bias for the output
stage needs to be provided on this pin. This can be done through a
quarter-wave microstrip that is RF grounded on the other end. For
matching to 50
Ω, an external series microstrip line is required.
7RF OUT
Same as pin 6.
8VCC1
Power supply for the bias circuits. An external RF bypass capacitor of
22 pF is required. Keep the traces to the capacitor as short as possible,
and connect the capacitor immediately to the ground plane.
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
