データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TDF8590TH データシート(PDF) 9 Page - NXP Semiconductors

部品番号 TDF8590TH
部品情報  2 X 80 W SE (4 OHM) or 1 X 160 W BTL (8 OHM) class-D amplifier
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NXP [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo NXP - NXP Semiconductors

TDF8590TH データシート(HTML) 9 Page - NXP Semiconductors

Back Button TDF8590TH Datasheet HTML 5Page - NXP Semiconductors TDF8590TH Datasheet HTML 6Page - NXP Semiconductors TDF8590TH Datasheet HTML 7Page - NXP Semiconductors TDF8590TH Datasheet HTML 8Page - NXP Semiconductors TDF8590TH Datasheet HTML 9Page - NXP Semiconductors TDF8590TH Datasheet HTML 10Page - NXP Semiconductors TDF8590TH Datasheet HTML 11Page - NXP Semiconductors TDF8590TH Datasheet HTML 12Page - NXP Semiconductors TDF8590TH Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 30 page
background image
TDF8590TH_2
© NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 23 April 2007
9 of 30
NXP Semiconductors
TDF8590TH
2
× 80 W SE (4 Ω) or 1 × 160 W BTL (8 Ω) class-D amplifier
[3]
Only complete shut down of amplifier in case of a short-circuit. In all other cases current limiting resulting in
clipping output signal.
[4]
Fault condition detected during (every) transition between standby-to-mute and during restart after
activation of OCP (short to one of the supply lines).
6.5 Diagnostic output
Pin DIAG is pulled LOW when the OCP is triggered. With a continuous shorted load a
switching pattern in the voltage on pin DIAG is observed (see Figure 6). A permanent
LOW on pin DIAG indicates a short to the supply lines whereas a shorted load causes a
switching DIAG pin (see Section 6.4.3).
The pin DIAG reference voltage is VSSA. Pin DIAG should not be connected to an external
pull-up. An example of a circuit to read out and level shift the diagnostic data is given in
Figure 7. V5V represents a logic supply that is used in the application by the
microprocessor that reads out the DIAG data.
6.6 Differential inputs
For a high Common Mode Rejection Ratio (CMRR) and a maximum of flexibility in the
application, the audio inputs are fully differential. By connecting the inputs anti-parallel the
phase of one of the channels can be inverted, so that a load can be connected between
the two output filters. In this case the system operates as a mono BTL amplifier.
The input configuration for a mono BTL application is illustrated in Figure 8.
In the stereo SE configuration it is also recommended to connect the two differential
inputs in anti-phase. This has advantages for the current handling of the power supply at
low signal frequencies (supply pumping).
Fig 7.
DIAG readout circuit with level shift
001aad840
100 k
100 k
27 k
5.6 V
10 k
VDDA
VSSA
DIAG
DIAG
out
SGND
M2
V5V
M1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com