データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

M41T83RM6F データシート(PDF) 18 Page - STMicroelectronics

部品番号 M41T83RM6F
部品情報  Serial I2C bus RTC with battery switchover
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M41T83RM6F データシート(HTML) 18 Page - STMicroelectronics

Back Button M41T83RM6F Datasheet HTML 14Page - STMicroelectronics M41T83RM6F Datasheet HTML 15Page - STMicroelectronics M41T83RM6F Datasheet HTML 16Page - STMicroelectronics M41T83RM6F Datasheet HTML 17Page - STMicroelectronics M41T83RM6F Datasheet HTML 18Page - STMicroelectronics M41T83RM6F Datasheet HTML 19Page - STMicroelectronics M41T83RM6F Datasheet HTML 20Page - STMicroelectronics M41T83RM6F Datasheet HTML 21Page - STMicroelectronics M41T83RM6F Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 61 page
background image
Operation
M41T82-M41T83
18/61
Doc ID 12578 Rev 12
2.4
Data retention and battery switchover (VSO = VRST)
Once VCC falls below the switchover voltage (VSO = VRST), the device automatically
switches over to the battery and powers down into an ultra low current mode of operation to
preserve battery life. If VBAT is less than, or greater than VRST, the device power is switched
from VCC to VBAT when VCC drops below VRST (see Figure 26 on page 50). At this time the
clock registers and user RAM will be maintained by the attached battery supply.
When it is powered back up, the device switches back from battery to VCC at VSO +
hysteresis. When VCC rises above VRST, it will recognize the inputs. For more information
on battery storage life refer to Application Note AN1012.
2.5
Power-on reset (trec)
The M41T8x continuously monitors VCC. When VCC falls to the power fail detect trip point,
the RST output pulls low (open drain) and remains low after power-up for trec (210 ms
typical) after VCC rises above VRST (max).
Note:
The trec period does not affect the RTC operation. Write protect only occurs when VCC is
below VRST. When VCC rises above VRST, the RTC will be selectable immediately. Only the
RST output is affected by the trec period.
The RST pin is an open drain output and an appropriate pull-up resistor to VCC should be
chosen to control the rise time.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com