PCA9620 datasheet(39/71 Pages) NXP

39 / 71 page

PCA9620

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 9 December 2010

39 of 71

NXP Semiconductors

PCA9620

Universal LCD driver for low multiplex rates

Remark: In case that a external clock is used then this clock signal must always be

supplied to the device; removing the clock may freeze the LCD in a DC state, which is not

suitable for the liquid crystal. Removal of the clock is possible when following the correct

procedures. See Figure 12 on page 19 and Figure 13 on page 20.

7.5.3 Timing and frame frequency

The timing of the PCA9620 organizes the internal data flow of the device. This includes

the transfer of display data from the display RAM to the display segment outputs. The

timing also generates the LCD frame frequency which it derives as an integer division of

the clock frequency. The frame frequency is a fixed division of the internal clock or of the

frequency applied to pin CLK when an external clock is used:

(13)

When the internal clock is used, the clock and frame frequency can be programmed by

software such that the nominal frame frequency can be chosen in steps of 10 Hz in the

range of 60 Hz to 300 Hz (see Table 17 on page 9). Furthermore the nominal frame

frequency is factory-calibrated with an accuracy of

±15 %.

When the internal clock is enabled at pin CLK by using bit COE, the duty ratio of the clock

may change when choosing different values for the frame frequency prescaler. Table 17

on page 9 shows the different output duty ratios for each frame frequency prescaler

setting.

7.6 Backplane outputs

The LCD drive section includes eight backplane outputs: BP0 to BP7. The backplane

output signals are generated based on the selected LCD multiplex drive mode.

Table 31 describes which outputs are active for each of the multiplex drive modes and

what signal is generated.

[1]

These pins may optionally be connected to the display to improve drive strength. Connect only with the

corresponding output pin carrying the same signal. If not required they can be left open-circuit.

clk

-------

Table 31.

Mapping of output pins and corresponding output signals with respect to the

multiplex driving mode

Multiplex

drive

mode

Output pin

BP0

BP1

BP2

BP3

BP4

BP5

BP6

BP7

Signal

1:8

BP0

BP1

BP2

BP3

BP4

BP5

BP6

BP7

1:6

BP0

BP1

BP2

BP3

BP4

BP5

BP0[1]

BP1[1]

1:4

BP0

BP1

BP2

BP3

BP0[1]

BP1[1]

BP2[1]

BP3[1]

1:2

BP0

BP1

BP0[1]

BP1[1]

BP0[1]

BP1[1]

BP0[1]

BP1[1]

static

BP0

BP0[1]

PCA9620 データシート(PDF) 39 Page - NXP Semiconductors

PCA9620 データシート(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

データシートダウンロード

リンク URL

PCA9620 データシート(PDF) 39 Page - NXP Semiconductors

PCA9620 データシート(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

データシート ダウンロード

リンク URL

データシートダウンロード