データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC8572ECLPXARLD データシート(PDF) 18 Page - Freescale Semiconductor, Inc

部品番号 MPC8572ECLPXARLD
部品情報  MPC8572E PowerQUICC III Integrated Processor Hardware Specifications
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8572ECLPXARLD データシート(HTML) 18 Page - Freescale Semiconductor, Inc

Back Button MPC8572ECLPXARLD Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8572ECLPXARLD Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8572ECLPXARLD Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8572ECLPXARLD Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8572ECLPXARLD Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8572ECLPXARLD Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8572ECLPXARLD Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8572ECLPXARLD Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8572ECLPXARLD Datasheet HTML 22Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 140 page
background image
MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4
18
Freescale Semiconductor
RESET Initialization
For example, if the platform (CCB) frequency is 533 MHz, the FIFO TX/RX clock frequency
should be no more than 127 MHz.
For 8-bit Encoded FIFO mode:
FIFO TX/RX clock frequency <= platform clock (CCB) frequency/3.2
For example, if the platform (CCB) frequency is 533 MHz, the FIFO TX/RX clock frequency
should be no more than 167 MHz.
4.6
Other Input Clocks
For information on the input clocks of other functional blocks of the platform such as SerDes and eTSEC,
see the respective sections of this document.
5
RESET Initialization
Table 8 describes the AC electrical specifications for the RESET initialization timing.
Table 9 provides the PLL lock times.
Table 8. RESET Initialization Timing Specifications
Parameter/Condition
Min
Max
Unit
Notes
Required assertion time of HRESET
100
μs2
Minimum assertion time for SRESET
3
SYSCLKs
1
PLL config input setup time with stable SYSCLK before HRESET
negation
100
μs—
Input setup time for POR configs (other than PLL config) with respect to
negation of HRESET
4
SYSCLKs
1
Input hold time for all POR configs (including PLL config) with respect to
negation of HRESET
2
SYSCLKs
1
Maximum valid-to-high impedance time for actively driven POR configs
with respect to negation of HRESET
5
SYSCLKs
1
Notes:
1. SYSCLK is the primary clock input for the MPC8572E.
2. Reset assertion timing requirements for DDR3 DRAMs may differ.
Table 9. PLL Lock Times
Parameter/Condition
Symbol
Min
Typical
Max
PLL lock times
100
μs—
Local bus PLL
50
μs—



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com