| データシートサーチシステム |
|
MPC5674F データシート(PDF) 49 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5674F データシート(HTML) 49 Page - Freescale Semiconductor, Inc |
|
49 / 132 page ![]() Electrical Characteristics MPC5674F Microcontroller Data Sheet, Rev. 6 Freescale Semiconductor 49 Figure 21. JTAG Test Clock Input Timing 12 TCK Falling Edge to Output Valid out of High Impedance tBSDVZ —50 ns 13 TCK Falling Edge to Output High Impedance tBSDHZ —50 ns 14 Boundary Scan Input Valid to TCK Rising Edge tBSDST 50 — ns 15 TCK Rising Edge to Boundary Scan Input Invalid tBSDHT 50 — ns 1 JTAG timing specified at V DD = 1.08 V to 1.32 V, VDDE = 3.0 V to 3.6 V, VDD33 and VDDSYN = 3.0 V to 3.6 V, TA =TL to TH, and CL = 30 pF with DSC = 0b10, SRC = 0b00. These specifications apply to JTAG boundary scan only. See Table 35 for functional specifications. Table 34. JTAG Pin AC Electrical Characteristics1 (continued) Spec Characteristic Symbol Min Max Unit TCK 1 2 3 3 2 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |