データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

MIC3003GML データシート(PDF) 19 Page - Micrel Semiconductor

部品番号 MIC3003GML
部品情報  FOM Management IC with Internal Calibration
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICREL [Micrel Semiconductor]
ホームページ  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

MIC3003GML データシート(HTML) 19 Page - Micrel Semiconductor

Back Button MIC3003GML Datasheet HTML 15Page - Micrel Semiconductor MIC3003GML Datasheet HTML 16Page - Micrel Semiconductor MIC3003GML Datasheet HTML 17Page - Micrel Semiconductor MIC3003GML Datasheet HTML 18Page - Micrel Semiconductor MIC3003GML Datasheet HTML 19Page - Micrel Semiconductor MIC3003GML Datasheet HTML 20Page - Micrel Semiconductor MIC3003GML Datasheet HTML 21Page - Micrel Semiconductor MIC3003GML Datasheet HTML 22Page - Micrel Semiconductor MIC3003GML Datasheet HTML 23Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 75 page
background image
Micrel, Inc.
MIC3003
November 2009
19
M9999-111209-C
hbwhelp@micrel.com or (408) 955-1690
Channel
ADC Resolution
(bits)
Conditions
Input Range (V)
LSB
(1)
TEMP
8 or 9
N/A
1°C or 0.5°C
VAUX
8
See Table 6
GAIN = 0; BIASREF = 0
GNDA - VREF
GAIN = 0; BIASREF = 1
VDDA – (VDDA – VREF)
4.77mV
GAIN = 1; BIASREF = 0
GNDA - VREF/4
VMPD
8
GAIN = 1; BIASREF = 1
VDDA – (VDDA – VREF/4)
1.17mV
VILD- = VDDA
VDDA – (VDDA – VREF)
VILD
8
VILD- = GNDA
GNDA - VREF
4.77mV
VRX
12
RXPOT = 00
0 - VREF
0.298mV
Table 5. A/D Input Signal Ranges and Resolutions
Note:
1. Assumes typical VREF value of 1.22V.
Channel
VAUX [2:0]
Input Range (V)
LSB
(1) (mV)
VIN
000 = 00h
0.5V to 5.5V
25.6mV
VDDA
001 = 01h
0.5V to 5.5V
25.6mV
VBIAS
010 = 02h
0.5V to 5.5V
25.6mV
VMOD
011 = 03h
0.5V to 5.5V
25.6mV
APCDAC
100 = 04h
0V to VREF
4.77mV
MODDAC
101 = 05h
0V to VREF
4.77mV
FLTDAC
110 = 06h
0V to VREF
4.77mV
Table 6. VAUX Input Signal Ranges and Resolutions
Note:
1. Assumes typical VREF value of 1.22V.
Alarms and Warnings Interrupt Source Masking
Alarm and warning violations set the flags in the Alarm
and Warning Status Registers, and also assert the
interrupt output if they are not masked. If an alarm or
warning is masked, it will not set the interrupt. Table 8
shows the locations of the masking bits. The warning or
alarm is masked if the corresponding bit is set to 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com