データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TMS570LS3137 データシート(PDF) 138 Page - Texas Instruments

Click here to check the latest version.
部品番号 TMS570LS3137
部品情報  TMS570LS3137 16/32-Bit RISC Flash Microcontroller
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

TMS570LS3137 データシート(HTML) 138 Page - Texas Instruments

Back Button TMS570LS3137 Datasheet HTML 134Page - Texas Instruments TMS570LS3137 Datasheet HTML 135Page - Texas Instruments TMS570LS3137 Datasheet HTML 136Page - Texas Instruments TMS570LS3137 Datasheet HTML 137Page - Texas Instruments TMS570LS3137 Datasheet HTML 138Page - Texas Instruments TMS570LS3137 Datasheet HTML 139Page - Texas Instruments TMS570LS3137 Datasheet HTML 140Page - Texas Instruments TMS570LS3137 Datasheet HTML 141Page - Texas Instruments TMS570LS3137 Datasheet HTML 142Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 159 page
background image
SDA
SCL
t
w(SDAH)
t
w(SCLL)
t
w(SCLH)
t
w(SP)
t
h(SCLL-SDAL)
t
h(SDA-SCLL)
t
h(SCLL-SDAL)
t
su(SCLH-SDAL)
t
f(SCL)
t
c(SCL)
t
r(SCL)
t
su(SCLH-SDAH)
Stop
Start
Repeated Start
Stop
t
su(SDA-SCLH)
TMS570LS3137
SPNS162.
– SEPTEMBER 2011
www.ti.com
5.9.2
I2C I/O Timing Specifications
Table 5-18. I2C Signals (SDA and SCL) Switching Characteristics(1)
Parameter
Standard Mode
Fast Mode
Unit
MIN
MAX
MIN
MAX
tc(I2CCLK)
Cycle time, Internal Module clock for I2C,
75.2
149
75.2
149
ns
prescaled from VCLK
tc(SCL)
Cycle time, SCL
10
2.5
ms
tsu(SCLH-SDAL)
Setup time, SCL high before SDA low (for a
4.7
0.6
ms
repeated START condition)
th(SCLL-SDAL)
Hold time, SCL low after SDA low (for a repeated
4
0.6
ms
START condition)
tw(SCLL)
Pulse duration, SCL low
4.7
1.3
ms
tw(SCLH)
Pulse duration, SCL high
4
0.6
ms
tsu(SDA-SCLH)
Setup time, SDA valid before SCL high
250
100
ns
th(SDA-SCLL)
Hold time, SDA valid after SCL low (for I2C bus
0
3.45(2)
0
0.9
ms
devices)
tw(SDAH)
Pulse duration, SDA high between STOP and
4.7
1.3
ms
START conditions
tsu(SCLH-SDAH)
Setup time, SCL high before SDA high (for STOP
4.0
0.6
ms
condition)
tw(SP)
Pulse duration, spike (must be suppressed)
0
50
ns
Cb
(3)
Capacitive load for each bus line
400
400
pF
(1)
The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered
down.
(2)
The maximum th(SDA-SCLL) for I2C bus devices has only to be met if the device does not stretch the low period (tw(SCLL)) of the SCL
signal.
(3)
Cb = The total capacitance of one bus line in pF.
Figure 5-9. I2C Timings
138
Peripheral Information and Electrical Specifications
Copyright
© 2011, Texas Instruments Incorporated
Submit Documentation Feedback
focus.ti.com: TMS570LS3137



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com