データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AR4100 データシート(PDF) 6 Page - Freescale Semiconductor, Inc

部品番号 AR4100
部品情報  Low power modes consuming as little as 5 關A of current
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

AR4100 データシート(HTML) 6 Page - Freescale Semiconductor, Inc

Back Button AR4100 Datasheet HTML 2Page - Freescale Semiconductor, Inc AR4100 Datasheet HTML 3Page - Freescale Semiconductor, Inc AR4100 Datasheet HTML 4Page - Freescale Semiconductor, Inc AR4100 Datasheet HTML 5Page - Freescale Semiconductor, Inc AR4100 Datasheet HTML 6Page - Freescale Semiconductor, Inc AR4100 Datasheet HTML 7Page - Freescale Semiconductor, Inc AR4100 Datasheet HTML 8Page - Freescale Semiconductor, Inc AR4100 Datasheet HTML 9Page - Freescale Semiconductor, Inc AR4100 Datasheet HTML 10Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 29 page
background image
MKG-16487 Ver. 5.0
6
Qualcomm Atheros, Inc.
MAY CONTAIN U.S. AND INTERNATIONAL EXPORT CONTROLLED INFORMATION
AR4100 System in Package 802.11n: NDA Availability Data Sheet
Introduction
1.2 AR4100 Features
AR4100, ultra-low power, single stream (1x1) IEEE 802.11n featuring:
Low energy
Low power modes consuming as little as 5
μA of current
System reference design with standby current as low as 2.7
μA
Fast wake up from inexpensive external NVMEM (SPI flash device)
Modular regulatory approval available for FCC and other bodies
Low system resource requirements:
Small, simple host driver
Enable low resource MCU hosts
Simple low cost wireless system integration:
Simple to assemble BGA-like package
Simple design supporting 2- or 4- layer PCB support
Near zero RBOM
Integrated: RF front end, RF shield, 32 KHz sleep clock, and system clock
Direct connect to a 50-
Ω antenna
Qualcomm Atheros world class leading 802.11n WiFi:
Best in class Rx sensitivity for superior throughput rate-over-range performance
Integrated high-power, high efficiency linearized Power Amplifier
Low density parity check (LDPC) encoding for improved uplink robustness over range
WiFi Protected Setup (WPS) 2.0
Standard interfaces:
SPI slave, SPI master
1.3 System Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com