データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

CDCP1803MRGETEP データシート(PDF) 5 Page - Texas Instruments

部品番号 CDCP1803MRGETEP
部品情報  1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

CDCP1803MRGETEP データシート(HTML) 5 Page - Texas Instruments

  CDCP1803MRGETEP Datasheet HTML 1Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 2Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 3Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 4Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 5Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 6Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 7Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 8Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
CDCP1803-EP
www.ti.com........................................................................................................................................................................................... SCAS864 – DECEMBER 2008
Table 1. Selection Mode Table
LVPECL(1)
MODE
EN
S2
S1
S0
Y0
Y1
Y2
0
0
x
x
x
Off (high-z)
1
1
0
0
0
÷ 1
÷ 1
÷ 1
2
1
0
0
VDD/2
÷ 1
Off (high-z)
Off (high-z)
3
1
0
0
1
÷ 1
÷ 1
Off (high-z)
4
1
0
VDD/2
0
÷ 1
÷ 2
Off (high-z)
5
1
0
VDD/2
VDD/2
÷ 1
÷ 4
Off (high-z)
6
1
0
VDD/2
1
÷ 1
÷ 8
Off (high-z)
7
1
0
1
0
÷ 1
Off (high-z)
÷ 1
8
1
0
1
1
÷ 1
÷ 2
÷ 1
9
1
VDD/2
0
0
÷ 1
÷ 4
÷ 1
10
1
VDD/2
0
VDD/2
÷ 1
÷ 8
÷ 1
11
1
VDD/2
0
1
÷ 1
Off (high-z)
÷ 2
12
1
VDD/2
VDD/2
0
÷ 1
÷ 1
÷ 2
13
1
VDD/2
VDD/2
VDD/2
÷ 1
÷ 2
÷ 2
14
1
VDD/2
VDD/2
1
÷ 1
÷ 4
÷ 2
15
1
VDD/2
1
0
÷ 1
÷ 8
÷ 2
16
1
VDD/2
1
VDD/2
÷ 1
Off (high-z)
÷ 4
17
1
VDD/2
1
1
÷ 1
÷ 1
÷ 4
18
1
1
0
0
÷ 1
÷ 2
÷ 4
19
1
1
0
VDD/2
÷ 1
÷ 4
÷ 4
20
1
1
0
1
÷ 1
÷ 8
÷ 4
21
1
1
VDD/2
0
÷ 1
Off (high-z)
÷ 8
22
1
1
VDD/2
VDD/2
÷ 1
÷ 1
÷ 8
23
1
1
VDD/2
1
÷ 1
÷ 2
÷ 8
24
1
1
1
0
÷ 1
÷ 4
÷ 8
25
1
1
1
VDD/2
÷ 1
÷ 8
÷ 8
26
1
1
1
1
÷ 1
Off (high-z)
÷ 16
27
VDD/2
0
0
0
÷ 1
÷ 1
÷ 16
28
VDD/2
0
0
VDD/2
÷ 1
÷ 2
÷ 16
29
VDD/2
0
0
1
÷ 1
÷ 4
÷ 16
30
VDD/2
0
VDD/2
0
÷ 1
÷ 8
÷ 16
Rsv
VDD/2
1
VDD/2
1
Reserved
Reserved
Reserved
Rsv
VDD/2
1
1
0
N/A
Low
Low
(1)
The LVPECL outputs are open-emitter stages. Thus, if the unused LVPECL outputs Y0, Y1, or Y2 are left unconnected, then the current
consumption is minimized and noise impact to remaining outputs is neglectable. Also, each output can be individually disabled by
connecting the corresponding VDD input to GND.
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Link(s) :CDCP1803-EP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com