データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TUSB7320 データシート(PDF) 70 Page - Texas Instruments

Click here to check the latest version.
部品番号 TUSB7320
部品情報  USB 3.0 xHCI HOST CONTROLLER
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

TUSB7320 データシート(HTML) 70 Page - Texas Instruments

Back Button TUSB7320 Datasheet HTML 66Page - Texas Instruments TUSB7320 Datasheet HTML 67Page - Texas Instruments TUSB7320 Datasheet HTML 68Page - Texas Instruments TUSB7320 Datasheet HTML 69Page - Texas Instruments TUSB7320 Datasheet HTML 70Page - Texas Instruments TUSB7320 Datasheet HTML 71Page - Texas Instruments TUSB7320 Datasheet HTML 72Page - Texas Instruments TUSB7320 Datasheet HTML 73Page - Texas Instruments TUSB7320 Datasheet HTML 74Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 115 page
background image
TUSB7320, TUSB7340
SLLSE76J – MARCH 2011 – REVISED MAY 2012
www.ti.com
Table 5-11. Bit Descriptions – Correctable Error Severity Register(1) (continued)
Receiver Error. This bit is asserted when an 8b/10b error is detected by
0†
RX_ERROR †
rcu
the PHY at any time.
5.8
correctable Error Mask Register
The Correctable Error Status Register reports the status of individual errors as they occur. Software may
clear these bits only by writing a 1 to the desired location.
PCI Express Extended Register Offset: 114h
Register type:Read-Only, Read/Write
Default value: 0000 2000h
Table 5-12. PCI Express Extended Register 114h
Bit
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
No.
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
State
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
No.
Reset
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
State
Table 5-13. Bit Descriptions – Correctable Error Mask Register(1)
Bit
Field Name
Access
Description
31:14
RSVD
r
Reserved. Returns zeros when read.
Advisory Non-Fatal Error Mask.
13†
ANFEM †
rw
0 – Error Condition is Unmasked
1 – Error Condition is Masked
Replay Timer Timeout Mask.
12†
REPLAY_TMOUT_MASK †
rw
0 – Error Condition is Unmasked
1 – Error Condition is Masked
11:9
RSVD
r
Reserved. Returns zeros when read.
REPLAY_NUM Rollover Mask.
8†
REPLAY_ROLL_MASK †
rw
0 – Error Condition is Unmasked
1 – Error Condition is Masked
Bad DLLP Error Mask.
7†
BAD_DLLP_MASK †
rw
0 – Error Condition is Unmasked
1 – Error Condition is Masked
Bad TLP Error Mask.
6†
BAD_TLP_MASK †
rw
0 – Error Condition is Unmasked
1 – Error Condition is Masked
5:1
RSVD
r
Reserved. Returns zeros when read.
Receiver Error Mask.
0†
RX_ERROR_MASK †
rw
0 – Error Condition is Unmasked
1 – Error Condition is Masked
(1)
Bits marked with † are reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset
70
PCI EXPRESS EXTENDED CONFIGURATION SPACE
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB7320 TUSB7340



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com