データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MMPF0100 データシート(PDF) 28 Page - Freescale Semiconductor, Inc

部品番号 MMPF0100
部品情報  14 Channel Configurable Power Management Integrated Circuit
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MMPF0100 データシート(HTML) 28 Page - Freescale Semiconductor, Inc

Back Button MMPF0100 Datasheet HTML 24Page - Freescale Semiconductor, Inc MMPF0100 Datasheet HTML 25Page - Freescale Semiconductor, Inc MMPF0100 Datasheet HTML 26Page - Freescale Semiconductor, Inc MMPF0100 Datasheet HTML 27Page - Freescale Semiconductor, Inc MMPF0100 Datasheet HTML 28Page - Freescale Semiconductor, Inc MMPF0100 Datasheet HTML 29Page - Freescale Semiconductor, Inc MMPF0100 Datasheet HTML 30Page - Freescale Semiconductor, Inc MMPF0100 Datasheet HTML 31Page - Freescale Semiconductor, Inc MMPF0100 Datasheet HTML 32Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 136 page
background image
Analog Integrated Circuit Device Data
28
Freescale Semiconductor
PF0100
Functional Block Requirements and Behaviors
Power Generation
7.4
Power Generation
7.4.1
Modes of Operation
The operation of the PF0100 can be reduced to five states, or modes: ON, OFF, Sleep, Standby, and Coin Cell. Figure 7 shows
the state diagram of the PF0100, along with the conditions to enter and exit from each state.
PWRON = 0 held >= 4.0 sec
Any SWxOMODE bits=1
& PWRONRSTEN = 1
(PWRON_CFG=1)
PWRON=1
& VIN > UVDET
(PWRON_CFG =0)
Or
PWRON= 0 < 4.0 sec
& VIN > UVDET
(PWRON_CFG=1)
ON
PWRON = 0
Any SWxOMODE bits=1
(PWRON_CFG=0)
Or
PWRON=0 held >= 4.0 sec
Any SWxOMODE bits=1
& PWRONRSTEN = 1
(PWRON_CFG=1)
PWRON=1
& VIN > UVDET
(PWRON_CFG = 0)
Or
PWRON= 0 < 4.0 sec
& VIN > UVDET
(PWRON_CFG=1)
PWRON = 0
All SWxOMODE bits= 0
(PWRON_CFG = 0)
Or
PWRON = 0 held >= 4.0 sec
All SWxOMODE bits= 0
& PWRONRSTEN = 1
(PWRON_CFG = 1)
OFF
Sleep
Coin Cell
VIN < UVDET
VIN > UVDET
Thermal shudown
Standby
STANDBY asserted
VIN < UVDET
Thermal shutdown
Thermal shutdown
STANDBY de-asserted
PWRON = 0
Any SWxOMODE bits=1
(PWRON_CFG=0)
Or
PWRON=0 held >= 4.0 sec
Any SWxOMODE bits=1
& PWRONRSTEN = 1
(PWRON_CFG=1)
PWRON = 0
All SWxOMODE bits= 0
(PWRON_CFG = 0)
Or
PWRON = 0 held >= 4.0 sec
All SWxOMODE bits= 0
& PWRONRSTEN = 1
(PWRON_CFG = 1)
VIN < UVDET
VIN < UVDET
Figure 7. State Diagram
To complement the state diagram in Figure 7, a description of the states is provided in following sections. Note that VIN must
exceed the rising UVDET threshold to allow a power up. Refer to Table 28 for the UVDET thresholds. Additionally, I2C control is
not possible in the Coin Cell mode and the interrupt signal, INTB, is only active in Sleep, Standby, and ON states.
7.4.1.1
ON Mode
The PF0100 enters the On mode after a turn-on event. RESETBMCU is de-asserted, high, in this mode of operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com