STPMC1 datasheet(29/77 Pages) STMICROELECTRONICS

29 / 77 page

STPMC1

Theory of operation

Doc ID 15728 Rev 6

29/77

Where:

Imax = 2

Σ IX = IR + IS + IT + IN

for SYS = 0, 1, 2, 3, 4, 7

Σ IX = IS + IT

for SYS = 5, 6

Bit

BCS is set according to Table 15

with (

Σ iX)RMS = (iR + iS + iT + iN)RMS

Example 5: 3-ph system - BCS = 0

Let us consider a three-phase, four wires system where the RMS values of the current

applied are:

IR = 5 A

IS = 5 A

IT = 4.4 A

IN = 0 A

The sum of all instantaneous currents (iR + iS + iT + iN) should always be zero, unless

there is a tamper condition.

The STPMC1 calculates this sum and put its RMS value divided by four (called sIRMS)

into register DMN (see paragraph

9.17.2).

This value should always be zero (or very close).

In our case:

The currents are shown in

Figure 11 below.

∑ >

256

max

Table 15.

Tamper conditions

BCS

SYS = 0, 1, 2, 3, 4, 7

SYS = 5, 6

()

RMS

∑

()

RMS

∑

149967

sIRMS

RMS

⎟

⎠

⎞

⎜

⎝

⎛

∑

STPMC1 データシート(PDF) 29 Page - STMicroelectronics

STPMC1 データシート(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

データシートダウンロード