SPEAR1310 datasheet(51/57 Pages) STMICROELECTRONICS

51 / 57 page

SPEAr1310

Direct memory access controller (DMAC)

Doc ID 17528 Rev 4

51/57

●

Programmable maximum burst transfer size per channel

●

Maximum transaction size configured to 256 for all the channels

●

Maximum block size configured to 4095 for all the channels

●

Bus locking – can be programmed to be over the transaction, block, or DMA transfer

level

●

Channel locking – can be programmed to be over the transaction, block, or DMA

transfer level

●

16 Handshaking interfaces for source and destination peripherals

●

Hardware and Software handshaking interfaces

●

Peripheral interrupt handshaking interface

●

Handshaking interface supports single or burst DMA transactions

●

Polarity control for hardware handshaking interface

●

Enabling and disabling of individual DMA handshaking interface

●

Programmable flow control at block transfer level (source, destination or DMAC core)

●

Software control of source data pre-fetch when destination is flow controller

●

Combined and separate interrupt requests

●

Interrupt generation on DMA transfer (multiblock) completion, block transfer

completion, single and burst transaction completion and error condition

●

Support of interrupt enabling and masking.

SPEAR1310 データシート(PDF) 51 Page - STMicroelectronics

SPEAR1310 データシート(HTML) 51 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

データシートダウンロード