| データシートサーチシステム |
|
WM8728SEDS/V データシート(PDF) 12 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8728SEDS/V データシート(HTML) 12 Page - Wolfson Microelectronics plc |
|
12 / 30 page ![]() WM8728 Production Data w PD, Rev 4.6, August 2008 12 MPU 3-WIRE INTERFACE TIMING Figure 8 Program Register Input Timing - 3-Wire Serial Control Mode Test Conditions AVDD, DVDD = 5V, AGND = 0V, DGND = 0V, TA = +25 oC, fs = 48kHz, MCLK = 256fs unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Program Register Input Information SCK rising edge to LATI2S rising edge tSCS 40 ns SCK pulse cycle time tSCY 80 ns SCK pulse width low tSCL 20 ns SCK pulse width high tSCH 20 ns SDIDEM to SCK set-up time tDSU 20 ns SCK to SDIDEM hold time tDHO 20 ns LATI2S pulse width low tCSL 20 ns LATI2S pulse width high tCSH 20 ns LATI2S rising to SCK rising tCSS 20 ns CSBIWL to LATI2S set-up time tCSSU 20 ns LATI2S to CSBIWL hold time tCSSH 20 ns |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |