データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD5313 データシート(PDF) 4 Page - Analog Devices

部品番号 AD5313
部品情報  2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD5313 データシート(HTML) 4 Page - Analog Devices

  AD5313 Datasheet HTML 1Page - Analog Devices AD5313 Datasheet HTML 2Page - Analog Devices AD5313 Datasheet HTML 3Page - Analog Devices AD5313 Datasheet HTML 4Page - Analog Devices AD5313 Datasheet HTML 5Page - Analog Devices AD5313 Datasheet HTML 6Page - Analog Devices AD5313 Datasheet HTML 7Page - Analog Devices AD5313 Datasheet HTML 8Page - Analog Devices AD5313 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
REV. F
–4–
AD5305/AD5315/AD5325
TIMING CHARACTERISTICS1, 2 (V
DD = 2.5 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted.)
Limit at TMIN, TMAX
Parameter
(A, B Version)
Unit
Conditions/Comments
fSCL
400
kHz max
SCL Clock Frequency
t1
2.5
µs min
SCL Cycle Time
t2
0.6
µs min
tHIGH, SCL High Time
t3
1.3
µs min
tLOW, SCL Low Time
t4
0.6
µs min
tHD,STA, Start/Repeated Start Condition Hold Time
t5
100
ns min
tSU,DAT, Data Setup Time
t6
3
0.9
µs max
tHD,DAT, Data Hold Time
0
µs min
tHD,DAT, Data Hold Time
t7
0.6
µs min
tSU,STA, Setup Time for Repeated Start
t8
0.6
µs min
tSU,STO, Stop Condition Setup Time
t9
1.3
µs min
tBUF, Bus Free Time between a STOP and a START Condition
t10
300
ns max
tR, Rise Time of SCL and SDA when Receiving
0
ns min
tR, Rise Time of SCL and SDA when Receiving (CMOS Compatible)
t11
250
ns max
tF, Fall Time of SDA when Transmitting
0
ns min
tF, Fall Time of SDA when Receiving (CMOS Compatible)
300
ns max
tF, Fall Time of SCL and SDA when Receiving
20 + 0.1CB
4
ns min
tF, Fall Time of SCL and SDA when Transmitting
CB
400
pF max
Capacitive Load for Each Bus Line
NOTES
1See Figure 1.
2Guaranteed by design and characterization; not production tested.
3A master device must provide a hold time of at least 300 ns for the SDA signal (referred to V
IH min of the SCL signal) in order to bridge the undefined region of
SCL’s falling edge.
4C
B is the total capacitance of one bus line in pF. t R and tF measured between 0.3 VDD and 0.7 VDD.
Specifications subject to change without notice.
SCL
SDA
START
CONDITION
t9
t3
t4
t6
t2
t5
t7
t8
t1
t4
t11
t10
REPEATED
START
CONDITION
STOP
CONDITION
Figure 1. 2-Wire Serial Interface Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com