 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
AD7665AST データシート(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7665AST データシート(HTML) 4 Page - Analog Devices |
|
|
4 / 24 page  REV. 0 AD7665 –4– TIMING SPECIFICATIONS (Continued) Symbol Min Typ Max Unit SYNC Asserted to SCLK First Edge Delay3 t18 4ns Internal SCLK Period 3 t19 25 40 ns Internal SCLK HIGH 3 t20 15 ns Internal SCLK LOW3 t21 9.5 ns SDOUT Valid Setup Time 3 t22 4.5 ns SDOUT Valid Hold Time 3 t23 2ns SCLK Last Edge to SYNC Delay3 t24 3 CS HIGH to SYNC HI-Z t25 10 ns CS HIGH to Internal SCLK HI-Z t26 10 ns CS HIGH to SDOUT HI-Z t27 10 ns BUSY HIGH in Master Serial Read After Convert 3 t28 See Table II µs CNVST LOW to SYNC Asserted Delay t29 0.75/1/1.25 µs Master Serial Read after Convert SYNC Deasserted to BUSY LOW Delay t30 25 ns Refer to Figures 19 and 21 (Slave Serial Interface Modes) External SCLK Setup Time t31 5ns External SCLK Active Edge to SDOUT Delay t32 316 ns SDIN Setup Time t33 5ns SDIN Hold Time t34 5ns External SCLK Period t35 25 ns External SCLK HIGH t36 10 ns External SCLK LOW t37 10 ns NOTES 1In warp mode only, the maximum time between conversions is 1 ms, otherwise, there is no required maximum time. 2In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C L of 10 pF; otherwise, the load is 60 pF maximum. 3In serial master read during convert mode. See Table II. Specifications subject to change without notice. Table II. Serial Clock Timings in Master Read after Convert DIVSCLK[1] 0011 DIVSCLK[0] 0101 Unit SYNC to SCLK First Edge Delay Minimum t18 4 202020 ns Internal SCLK Period Minimum t19 25 50 100 200 ns Internal SCLK Period Maximum t19 40 70 140 280 ns Internal SCLK HIGH Minimum t20 15 25 50 100 ns Internal SCLK LOW Minimum t21 9.5 24 49 99 ns SDOUT Valid Setup Time Minimum t22 4.5 22 22 22 ns SDOUT Valid Hold Time Minimum t23 2430 90 ns SCLK Last Edge to SYNC Delay Minimum t24 3 60 140 300 ns BUSY HIGH Width Maximum (Warp) t28 1.5 2 3 5.25 µs BUSY HIGH Width Maximum (Normal) t28 1.75 2.25 3.25 5.5 µs BUSY HIGH Width Maximum (Impulse) t28 2 2.5 3.5 5.75 µs |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
