データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

PCF8523U/12AA/1 データシート(PDF) 9 Page - NXP Semiconductors

部品番号 PCF8523U/12AA/1
部品情報  Real-Time Clock (RTC) and calendar
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NXP [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8523U/12AA/1 データシート(HTML) 9 Page - NXP Semiconductors

Back Button PCF8523U/12AA/1 Datasheet HTML 5Page - NXP Semiconductors PCF8523U/12AA/1 Datasheet HTML 6Page - NXP Semiconductors PCF8523U/12AA/1 Datasheet HTML 7Page - NXP Semiconductors PCF8523U/12AA/1 Datasheet HTML 8Page - NXP Semiconductors PCF8523U/12AA/1 Datasheet HTML 9Page - NXP Semiconductors PCF8523U/12AA/1 Datasheet HTML 10Page - NXP Semiconductors PCF8523U/12AA/1 Datasheet HTML 11Page - NXP Semiconductors PCF8523U/12AA/1 Datasheet HTML 12Page - NXP Semiconductors PCF8523U/12AA/1 Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 75 page
background image
PCF8523
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 5 July 2012
9 of 74
NXP Semiconductors
PCF8523
Real-Time Clock (RTC) and calendar
8.2 Control and status registers
8.2.1 Register Control_1
[1]
Default value.
[2]
Must always be written with logic 0.
[3]
For a software reset, 01011000 (58h) must be sent to register Control_1 (see Section 8.3). Bit SR always
returns 0 when read.
Table 7.
Control_1 - control and status register 1 (address 00h) bit description
Bit
Symbol
Value
Description
7
CAP_SEL
internal oscillator capacitor selection for quartz
crystals with a corresponding load capacitance
0[1]
7pF
112.5 pF
6T
0[1][2]
unused
5STOP
0[1]
RTC time circuits running
1
RTC time circuits frozen;
RTC divider chain flip-flops are
asynchronously set logic 0;
CLKOUT at 32.768 kHz, 16.384 kHz, or
8.192 kHz is still available
4SR
0[1][3]
no software reset
1
initiate software reset
3
12_24
0[1]
24 hour mode is selected
1
12 hour mode is selected
2SIE
0[1]
second interrupt disabled
1
second interrupt enabled
1AIE
0[1]
alarm interrupt disabled
1
alarm interrupt enabled
0CIE
0[1]
no correction interrupt generated
1
interrupt pulses are generated at every
correction cycle (see Section 8.8)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com