データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LAN8720AI データシート(PDF) 70 Page - SMSC Corporation

部品番号 LAN8720AI
部品情報  Small Footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SMSC [SMSC Corporation]
ホームページ  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN8720AI データシート(HTML) 70 Page - SMSC Corporation

Back Button LAN8720AI Datasheet HTML 66Page - SMSC Corporation LAN8720AI Datasheet HTML 67Page - SMSC Corporation LAN8720AI Datasheet HTML 68Page - SMSC Corporation LAN8720AI Datasheet HTML 69Page - SMSC Corporation LAN8720AI Datasheet HTML 70Page - SMSC Corporation LAN8720AI Datasheet HTML 71Page - SMSC Corporation LAN8720AI Datasheet HTML 72Page - SMSC Corporation LAN8720AI Datasheet HTML 73Page - SMSC Corporation LAN8720AI Datasheet HTML 74Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 79 page
background image
Small Footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support
Datasheet
Revision 1.4 (08-23-12)
70
SMSC LAN8720A/LAN8720Ai
DATASHEET
5.5.3
Power-On nRST & Configuration Strap Timing
This diagram illustrates the nRST reset and configuration strap timing requirements in relation to
power-on. A hardware reset (nRST assertion) is required following power-up. For proper operation,
nRST must be asserted for no less than trstia. The nRST pin can be asserted at any time, but must
not be deasserted before tpurstd after all external power supplies have reached 80% of their nominal
operating levels. In order for valid configuration strap values to be read at power-up, the tcss and tcsh
timing constraints must be followed. Refer to Section 3.8.5, "Resets," on page 39 for additional
information.
Note: nRST deassertion must be monotonic.
Note: Device configuration straps are latched as a result of nRST assertion. Refer to Section 3.7,
"Configuration Straps," on page 31 for details. Configuration straps must only be pulled high or
low and must not be driven as inputs.
Note 5.15 20 clock cycles for 25MHz, or 40 clock cycles for 50MHz.
Figure 5.3 Power-On nRST & Configuration Strap Timing
Table 5.8 Power-On nRST & Configuration Strap Timing Values
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNITS
tpurstd
External power supplies at 80% to nRST deassertion
25
mS
tpurstv
External power supplies at 80% to nRST valid
0
nS
trstia
nRST input assertion time
100
μS
tcss
Configuration strap pins setup to nRST deassertion
200
nS
tcsh
Configuration strap pins hold after nRST deassertion
1
nS
totaa
Output tri-state after nRST assertion
50
nS
todad
Output drive after nRST deassertion
2
800
(Note 5.15)
nS
tcss
nRST
Configuration Strap
Pins Input
trstia
tcsh
Configuration Strap
Pins Output Drive
todad
All External
Power Supplies
tpurstd
80%
tpurstv
totaa



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com