データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

bq76PL536APAP データシート(PDF) 36 Page - Texas Instruments

部品番号 bq76PL536APAP
部品情報  3 to 6 Series Cell Lithium-Ion Battery Monitor and Secondary Protection IC for Applications
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

bq76PL536APAP データシート(HTML) 36 Page - Texas Instruments

Back Button bq76PL536APAP Datasheet HTML 32Page - Texas Instruments bq76PL536APAP Datasheet HTML 33Page - Texas Instruments bq76PL536APAP Datasheet HTML 34Page - Texas Instruments bq76PL536APAP Datasheet HTML 35Page - Texas Instruments bq76PL536APAP Datasheet HTML 36Page - Texas Instruments bq76PL536APAP Datasheet HTML 37Page - Texas Instruments bq76PL536APAP Datasheet HTML 38Page - Texas Instruments bq76PL536APAP Datasheet HTML 39Page - Texas Instruments bq76PL536APAP Datasheet HTML 40Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 60 page
background image
bq76PL536A
SLUSAD3A – JUNE 2011 – REVISED AUGUST 2012
www.ti.com
REGISTER DETAILS
DEVICE_STATUS REGISTER (0x00)
7
6
5
4
3
2
1
0
AR
FAULT
ALERT
ECC_COR
UVLO
CBT
DRDY
The STATUS register provides information about the current state of the bq76PL536A.
[7]
This bit is written to indicate that the ADDR[0]…[5] bits have been written to the correct
(ADDR_RQST)
address. This bit is a copy of in the ADDRESS_CONTROL[AR] bit.
0 = Address has not been assigned
1 = Address has been assigned
[6] (FAULT):
This bit indicates that this bq76PL536A has detected a condition causing the FAULT signal
to become asserted.
0 = No FAULT exists
1 = A FAULT exists. Read FAULT_STATUS[] to determine the cause.
[5] (ALERT):
This bit indicates that this bq76PL536Av has detected a condition causing the ALERT pin to
become asserted.
0 = No FAULT exists
1 = An ALERT exists. Read ALERT_STATUS[] to determine the cause.
[4] (not implemented)
[3] (ECC_COR):
This bit indicates a one-bit error has been detected and corrected in the EPROM.
0 = No errors are detected in the EPROM
1 = A one-bit (single bit) error has been detected and corrected by on-chip logic.
[2] (UVLO):
This bit indicates the device VBAT has fallen below the undervoltage lockout trip point.
Some device operations are not valid in this condition.
0 = Normal operation
1 = UVLO trip point reached, device operation is not ensured.
[1] (CBT):
This bit indicates the cell balance timer is running.
0 = The cell balance timer is has not started or has expired.
1 = The cell balance timer is running.
[0] (DRDY):
This bit indicates the data is ready to read (no conversions active).
0 = There are conversion(s) running.
1 = There are no conversion(s) running.
36
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Links :bq76PL536A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com