データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STPMS2H-PUR データシート(PDF) 3 Page - STMicroelectronics

部品番号 STPMS2H-PUR
部品情報  Smart sensor II dual-channel 1-bit, 4 MHz, second-order sigma-delta modulator with embedded PGLNA
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STPMS2H-PUR データシート(HTML) 3 Page - STMicroelectronics

  STPMS2H-PUR Datasheet HTML 1Page - STMicroelectronics STPMS2H-PUR Datasheet HTML 2Page - STMicroelectronics STPMS2H-PUR Datasheet HTML 3Page - STMicroelectronics STPMS2H-PUR Datasheet HTML 4Page - STMicroelectronics STPMS2H-PUR Datasheet HTML 5Page - STMicroelectronics STPMS2H-PUR Datasheet HTML 6Page - STMicroelectronics STPMS2H-PUR Datasheet HTML 7Page - STMicroelectronics STPMS2H-PUR Datasheet HTML 8Page - STMicroelectronics STPMS2H-PUR Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 33 page
background image
STPMS2
Introduction
Doc ID 16525 Rev 3
3/33
1
Introduction
The STPMS2 is a device designed to measure electrical line parameters (voltage and
current) via analog signals from voltage sensors (current divider) and current sensors
(inductive Rogowski coil, current transformer or shunt resistors). The device is used
together with a digital signal processing circuit to implement an effective measuring system
for multi-phase power meters.
The device consists of two analog measuring channels, consisting of second-order sigma-
delta modulators with appropriate non-overlapping control signal generator. The STPMS2
also includes a temperature compensated band-gap reference voltage generator, a low-
drop supply voltage stabilizer and minimal digital circuitry that includes BIST (built-in self-
test) structures. In a current signal processing channel, a low-noise preamplifier is included
in front of the sigma-delta converter. All reference voltages (band-gap, AGND) are internally
buffered to eliminate channel crosstalk.
The STPMS2 can operate in fast or low-power mode. In fast mode, a nominal clock
frequency of 4.1 or 4.9 MHz is applied to the clock input. In this mode, signal bandwidth is
specified between 0 and 4 kHz. In low-power mode, the nominal clock is four times slower in
order to reduce the power consumption of the circuit. In low-power mode, the quiescent bias
currents of the preamplifier and sigma-delta integrators are lowered and the signal
bandwidth is narrowed to the frequency bandwidth of 0 to 1 kHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com