データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

CSD87381P データシート(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
部品番号 CSD87381P
部品情報  Synchronous Buck NexFET Power Block II
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

CSD87381P データシート(HTML) 7 Page - Texas Instruments

Back Button CSD87381P Datasheet HTML 3Page - Texas Instruments CSD87381P Datasheet HTML 4Page - Texas Instruments CSD87381P Datasheet HTML 5Page - Texas Instruments CSD87381P Datasheet HTML 6Page - Texas Instruments CSD87381P Datasheet HTML 7Page - Texas Instruments CSD87381P Datasheet HTML 8Page - Texas Instruments CSD87381P Datasheet HTML 9Page - Texas Instruments CSD87381P Datasheet HTML 10Page - Texas Instruments CSD87381P Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
0
1
2
3
4
5
6
7
8
9
10
0
1
2
3
4
5
6
7
8
Qg - Gate Charge (nC)
ID = 8A
VDS =15V
G001
0
1
2
3
4
5
6
7
8
9
10
0
2
4
6
8
10
12
14
16
18
20
Qg - Gate Charge - nC (nC)
ID = 8A
VDS = 15V
G001
0.00001
0.0001
0.001
0.01
0.1
1
10
0
0.5
1
1.5
2
2.5
3
VGS - Gate-to-Source Voltage (V)
TC = 125°C
TC = 25°C
TC = −55°C
VDS = 5V
G001
0.00001
0.0001
0.001
0.01
0.1
1
10
100
0
0.5
1
1.5
2
2.5
3
VGS - Gate-to-Source Voltage (V)
TC = 125°C
TC = 25°C
TC = −55°C
VDS = 5V
G001
0
2
4
6
8
10
12
14
16
18
20
0
0.2
0.4
0.6
0.8
1
VDS - Drain-to-Source Voltage (V)
VGS = 8.0V
VGS = 4.5V
VGS = 4.0V
G001
0
10
20
30
40
50
60
70
80
90
100
0
0.2
0.4
0.6
0.8
1
1.2
VDS - Drain-to-Source Voltage (V)
VGS = 8.0V
VGS = 4.5V
VGS = 4.0V
G001
CSD87381P
www.ti.com
SLPS405B – MARCH 2013 – REVISED MAY 2013
TYPICAL POWER BLOCK MOSFET CHARACTERISTICS
TA = 25°C, unless stated otherwise.
TEXT ADDED FOR SPACING
TEXT ADDED FOR SPACING
Figure 9. Control MOSFET Saturation
Figure 10. Sync MOSFET Saturation
TEXT ADDED FOR SPACING
TEXT ADDED FOR SPACING
Figure 11. Control MOSFET Transfer
Figure 12. Sync MOSFET Transfer
TEXT ADDED FOR SPACING
TEXT ADDED FOR SPACING
Figure 13. Control MOSFET Gate Charge
Figure 14. Sync MOSFET Gate Charge
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com