 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
STM8S005K6 データシート(PDF) 79 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S005K6 データシート(HTML) 79 Page - STMicroelectronics |
|
|
79 / 103 page  Reset pin characteristics 9.3.8 Subject to general operating conditions for VDD and TA unless otherwise specified. Table 40: NRST pin characteristics Unit Max Typ Min Conditions Parameter Symbol V 0.3 x VDD -0.3 NRST input low VIL(NRST) level voltage (1) VDD + 0.3 0.7 x VDD IOL=2 mA NRST input high VIH(NRST) level voltage (1) 0.5 NRST output low VOL(NRST) level voltage (1) kΩ 80 55 30 NRST pull-up RPU(NRST) resistor (2) ns 75 NRST input filtered tI FP(NRST) pulse (3) 500 NRST input not tIN FP(NRST) filtered pulse (3) μs 15 NRST output pulse (3) tOP(NRST) (1) Data based on characterization results, not tested in production. (2) The R PU pull-up equivalent resistor is based on a resistive transistor (3) Data guaranteed by design, not tested in production. 79/103 DocID022186 Rev 3 Electrical characteristics STM8S005K6 STM8S005C6 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
