データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7654ASTZ データシート(PDF) 19 Page - Analog Devices

部品番号 AD7654ASTZ
部品情報  16-Bit, 500 kSPS PulSAR짰 Dual, 2-Channel, Simultaneous Sampling ADC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7654ASTZ データシート(HTML) 19 Page - Analog Devices

Back Button AD7654ASTZ Datasheet HTML 15Page - Analog Devices AD7654ASTZ Datasheet HTML 16Page - Analog Devices AD7654ASTZ Datasheet HTML 17Page - Analog Devices AD7654ASTZ Datasheet HTML 18Page - Analog Devices AD7654ASTZ Datasheet HTML 19Page - Analog Devices AD7654ASTZ Datasheet HTML 20Page - Analog Devices AD7654ASTZ Datasheet HTML 21Page - Analog Devices AD7654ASTZ Datasheet HTML 22Page - Analog Devices AD7654ASTZ Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 28 page
background image
AD7654
Rev. B | Page 19 of 28
t1
t3
t4
t17
BUSY
DATA
BUS
t16
NEW A
OR B
PREVIOUS CHANNEL A
OR B
PREVIOUS CHANNEL B
OR NEW A
t10
CS = RD = 0
EOC
CNVST
Figure 24. Master Parallel Data Timing for Continuous Read
Slave Parallel Interface
In slave parallel reading mode, the data can be read either after
each conversion, which is during the next acquisition phase or
during the other channel’s conversion, or during the following
conversion, as shown in Figure 25 and Figure 26, respectively.
When the data is read during the conversion, however, it is
recommended that it is read only during the first half of the
conversion phase. This avoids any potential feedthrough
between voltage transients on the digital interface and the most
critical analog conversion circuitry.
DATA BUS
t18
t19
BUSY
CURRENT
CONVERSION
CS
RD
Figure 25. Slave Parallel Data Timing for a Read After Conversion
PREVIOUS
CONVERSION
t1
t3
t18
t19
t4
BUSY
DATA BUS
t13
t11
t12
t10
CS =0
EOC
CNVST, RD
Figure 26. Slave Parallel Data Timing for a Read During Conversion
8-Bit Interface (Master or Slave)
The BYTESWAP pin allows a glueless interface to an 8-bit bus.
As shown in Figure 27, the LSB byte is output on D[7:0] and the
MSB is output on D[15:8] when BYTESWAP is low. When
BYTESWAP is high, the LSB and MSB bytes are swapped, the
LSB is output on D[15:8], and the MSB is output on D[7:0]. By
connecting BYTESWAP to an address line, the 16-bit data can
be read in two bytes on either D[15:8] or D[7:0].
BYTESWAP
PINS D[15:8]
PINS D[7:0]
HI-Z
HI-Z
HIGH BYTE
LOW BYTE
LOW BYTE
HIGH BYTE
HI-Z
HI-Z
t18
t18
t19
CS
RD
Figure 27. 8-Bit Parallel Interface
Channel A/B Output
The A/B input controls which channel’s conversion results
(INAx or INBx) are output on the data bus. The functionality
of A/B is detailed in Figure 28. When high, the data from
Channel A is available on the data bus. When low, the data from
Channel B is available on the bus. Note that Channel A can be
read immediately after conversion is done (EOC), while
Channel B is still in its converting phase. However, in any of the
serial reading modes, Channel A data is updated only after
Channel B is converted.
t18
t20
CS
DATA BUS
RD
HI-Z
A/B
HI-Z
CHANNEL A
CHANNEL B
Figure 28. A/B Channel Reading



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com