データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MSS6122 データシート(PDF) 13 Page - Microchip Technology

部品番号 MSS6122
部品情報  24V Input, 1A/2A Output, High Efficiency Synchronous Buck Regulator with Power Good Indication
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MSS6122 データシート(HTML) 13 Page - Microchip Technology

Back Button MSS6122 Datasheet HTML 9Page - Microchip Technology MSS6122 Datasheet HTML 10Page - Microchip Technology MSS6122 Datasheet HTML 11Page - Microchip Technology MSS6122 Datasheet HTML 12Page - Microchip Technology MSS6122 Datasheet HTML 13Page - Microchip Technology MSS6122 Datasheet HTML 14Page - Microchip Technology MSS6122 Datasheet HTML 15Page - Microchip Technology MSS6122 Datasheet HTML 16Page - Microchip Technology MSS6122 Datasheet HTML 17Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 34 page
background image
© 2011 Microchip Technology Inc.
DS22285A-page 13
MCP16321/2
3.0
PIN DESCRIPTIONS
The descriptions of the pins are listed in Table 3-1.
3.1
Switch Pin (SW)
The drain of the low-side N-Channel switch is
connected internally to the source of the high-side
N-Channel switch, and externally to the SW node,
consisting of the inductor and bootstrap capacitor. The
SW node can rise very fast as a result of the internal
high-side switch turning on. It should be connected
directly to the 4.7 µH inductor with a wide, short trace.
3.2
Power Supply Input Voltage Pin
(VIN)
Connect the input voltage source to VIN. The input
source should be decoupled to GND using 2 x 10 µF
capacitors. The amount of the capacitance depends on
the impedance of the source and output current. The
input capacitors provide AC current for the high-side
power switch and a stable voltage source for the
internal device power. This capacitor should be
connected as close as possible to the VIN and GND
pins.
3.3
Signal Ground Pin (SGND)
This ground is used for the majority of the device,
including the analog reference, control loop, and other
circuits.
3.4
Feedback Voltage Pin (VFB)
The VFB input pin is used to provide output voltage
regulation by either using a resistor divider or VOUT
directly. For the adjustable version, the VFB will be 0.9V
typical with the output voltage in regulation. For the
fixed version, the VFB will be equal to the
corresponding VOUT value.
3.5
Power Good Pin (PG)
PG is an open drain, active low output. The regulator
output voltage is monitored and the PG line will remain
low until the output voltage reaches the VOUT-UV
threshold. Once the internal comparator detects that
the output voltage is above the VOUT-UV threshold, an
internal delay timer is activated. After a 10 ms delay,
the PG open drain output pin can be pulled high,
indicating that the output voltage is in regulation. The
maximum voltage applied to the PG output pin should
not exceed 6V.
TABLE 3-1:
PIN FUNCTION TABLE
MCP16321/2
3x3 QFN
Symbol
Description
1
SW
Output switch node, connects to the inductor and the bootstrap capacitor
2VIN
Input supply voltage pin for power and internal biasing
3VIN
Input supply voltage pin for power and internal biasing
4
SGND
Primary signal ground
5VFB
Output voltage feedback pin. Connect VFB to VOUT for fixed version and output
resistor divider for adjustable version.
6
NC
No Connection
7
NC
No Connection
8
PG
Power Good open-drain output, pulled up to a maximum of 6V
9
EN
Enable input pin. Logic high enables the operation. Internally pulled up, pull EN pin
low to disable regulator’s output. Maximum voltage on EN input is 6V.
10
BOOST
Boost voltage that drives the internal NMOS control switch. A bootstrap capacitor
is connected between the BOOST and SW pins.
11
VIN
Input supply voltage pin for power and internal biasing
12
SW
Output switch node, connects to the inductor and the bootstrap capacitor
13
SW
Output switch node, connects to the inductor and the bootstrap capacitor
14
PGND
GND supply for the internal low-side NMOS/integrated diode
15
PGND
GND supply for the internal low-side NMOS/integrated diode
16
SW
Output switch node, connects to the inductor and the bootstrap capacitor
17
EP
Exposed Thermal Pad (EP); must be connected to GND



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com