ADR01 datasheet(16/28 Pages) AD

16 / 28 page

AD5444/AD5446

Data Sheet

Rev. E | Page 16 of 28

Bipolar Operation

In some applications, it may be necessary to generate a full

4-quadrant multiplying operation, or a bipolar output swing.

This can easily be accomplished by using another external

amplifier and some external resistors, as shown in Figure 39.

In this circuit, the second amplifier (A2) provides a gain of 2.

Biasing the external amplifier with an offset from the reference

voltage results in a full 4-quadrant multiplying operation. The

transfer function of this circuit shows that both negative and

positive output voltages are created as the input data (D) is

incremented from code zero (VOUT = −VREF) to midscale

(VOUT − 0 V) to full scale (VOUT = +VREF)

REF

OUT

−













−1

where:

D is the fractional representation of the digital word loaded

to the DAC:

D = 0 to 4095 (12-bit AD5444)

D = 0 to 16383 (14-bit AD5446)

n is the resolution of the DAC.

When VIN is an ac signal, the circuit performs 4-quadrant

multiplication.

Table 6 shows the relationship between digital code and the

expected output voltage for bipolar operation.

Table 6. Bipolar Code

Digital Input

Analog Output (V)

1111 1111 1111

+VREF (2047/2048)

1000 0000 0000

0000 0000 0001

−VREF (2047/2048)

0000 0000 0000

−VREF (0/2048)

Stability

In the current-to-voltage (I-to-V) configuration, the IOUT1of the

DAC and the inverting node of the op amp must be connected

as closely as possible, and proper PCB layout techniques must

be employed. Because every code change corresponds to a step

function, gain peaking can occur if the op amp has limited GBP

and excessive parasitic capacitance exists at the inverting node.

This parasitic capacitance introduces a pole into the open-loop

response that can cause ringing or instability in the closed-loop

applications circuit.

An optional compensation capacitor (C1) can be added in

parallel with RFB for stability, as shown in Figure 38 and

Figure 39. Too small a value for C1 can produce ringing at

the output, while too large a value can adversely affect the

settling time. C1 should be found empirically, but 1 pF to

2 pF is generally adequate for the compensation.

IOUT1

IOUT2

AD5444/

AD5446

VREF

VDD

VOUT = –VREF TO +VREF

AGND

VDD

VREF ±10V

SDIN

SCLK

SYNC

MICROCONTROLLER

10kΩ

20kΩ

NOTES

1. R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.

ADJUST R1 FOR VOUT = 0V WITH CODE 10000000 LOADED TO DAC.

2. MATCHING AND TRACKING IS ESSENTIAL FOR RESISTOR PAIRS

3. C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED,

IF A1/A2 IS A HIGH SPEED AMPLIFIER.

R3 AND R4.

20kΩ

RFB

Figure 39. Bipolar Operation (4-Quadrant Multiplication)

ADR01 データシート(PDF) 16 Page - Analog Devices

ADR01 データシート(HTML) 16 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

データシートダウンロード