AD9512BCPZ datasheet(3/48 Pages) AD

3 / 48 page

AD9512

Rev. A | Page 3 of 48

LVPECL Clock Distribution......................................................45

LVDS Clock Distribution...........................................................45

Power and Grounding Considerations and Power Supply

Rejection.......................................................................................45

Outline Dimensions........................................................................46

Ordering Guide ...........................................................................46

REVISION HISTORY

6/05—Rev. 0 to Rev. A

Changes to Features ..........................................................................1

Changes to General Description .....................................................1

Changes to Table 1 ............................................................................4

Changes to Table 3 ............................................................................5

Changes to Table 4 ............................................................................7

Changes to Table 5 and Table 6 .....................................................12

Changes to Table 7 ..........................................................................13

Changes to Figure 12 and Figure 14 to Figure 16 .......................21

Changes to Figure 17 Caption .......................................................22

Changes to Figure 23 ......................................................................23

Changes to Divider Phase Offset Section ....................................29

Changes to Chip Power-Down or Sleep Mode—PDB Section .31

Changes to Distribution Power-Down Section...........................31

Changes to Individual Clock Output Power-Down Section .....31

Changes to Individual Circuit Block Power-Down Section ......31

Changes to Soft Reset via the Serial Port Section .......................31

Changes to SYNCB—Hardware SYNC Section ..........................32

Changes to Soft SYNC Register 58h<2> Section ........................32

Changes to Multichip Synchronization Section..........................32

Changes to Serial Control Port Section .......................................33

Changes to Serial Control Port Pin Descriptions Section .........33

Changes to General Operation of Serial

Control Port Section .......................................................................33

Added Framing a Communication Cycle with CSB Section ....33

Added Communication Cycle—Instruction Plus

Data Section.....................................................................................33

Changes to Write Section...............................................................33

Changes to Read Section................................................................34

Changes to Instruction Word (16 Bits) Section ..........................34

Changes to MSB/LSB First Transfers Section..............................34

Changes to Figure 32 and Figure 36 .............................................35

Added Figure 38; Renumbered Sequentially...............................36

Changes to Table 17 ........................................................................37

Changes to Table 18 ........................................................................39

Changes to Power Supply Section.................................................43

Changes to Power Management Section......................................43

4/05—Revision 0: Initial Version

AD9512BCPZ データシート(PDF) 3 Page - Analog Devices

AD9512BCPZ データシート(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

データシートダウンロード