データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC8548ECPXATHC データシート(PDF) 46 Page - Freescale Semiconductor, Inc

部品番号 MPC8548ECPXATHC
部品情報  Integrated Processor Hardware Specifications
PDF  151 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8548ECPXATHC データシート(HTML) 46 Page - Freescale Semiconductor, Inc

Back Button MPC8548ECPXATHC Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 50Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 151 page
background image
MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9
46
Freescale Semiconductor
Local Bus
NOTE
PLL bypass mode is required when LBIU frequency is at or below 83 MHz.
When LBIU operates above 83 MHz, LBIU PLL is recommended to be
enabled.
Figure 23 through Figure 28 show the local bus signals.
Figure 23. Local Bus Signals (PLL Enabled)
This table describes the timing parameters of the local bus interface at BVDD = 3.3 V with PLL disabled.
Table 42. Local Bus Timing Parameters—PLL Bypassed
Parameter
Symbol1
Min
Max
Unit
Notes
Local bus cycle time
tLBK
12
ns
2
Local bus duty cycle
tLBKH/tLBK
43
57
%
Internal launch/capture clock to LCLK delay
tLBKHKT
2.3
4.4
ns
8
Input setup to local bus clock (except LGTA/LUPWAIT)
tLBIVKH1
6.2
ns
4, 5
LGTA/LUPWAIT input setup to local bus clock
tLBIVKL2
6.1
ns
4, 5
Input hold from local bus clock (except LGTA/LUPWAIT)
tLBIXKH1
–1.8
ns
4, 5
Output Signals:
LA[27:31]/LBCTL/LBCKE/LOE/
LSDA10/LSDWE/LSDRAS/
LSDCAS/LSDDQM[0:3]
tLBKHOV1
tLBKHOV2
tLBKHOV3
LSYNC_IN
Input Signals:
LAD[0:31]/LDP[0:3]
Output (Data) Signals:
LAD[0:31]/LDP[0:3]
Output (Address) Signal:
LAD[0:31]
LALE
tLBIXKH1
tLBIVKH1
tLBIVKH2
tLBIXKH2
tLBKHOX1
tLBKHOZ1
tLBKHOX2
tLBKHOZ2
Input Signal:
LGTA
tLBOTOT
tLBKHOZ2
tLBKHOX2
tLBKHOV4
LUPWAIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com