| データシートサーチシステム |
|
APW7313 データシート(PDF) 13 Page - Anpec Electronics Coropration |
|
|
|||||||||||||||||||||||||||||
APW7313 データシート(HTML) 13 Page - Anpec Electronics Coropration |
|
13 / 20 page ![]() Copyright © ANPEC Electronics Corp. Rev. A.6 - Apr., 2013 APW7313 www.anpec.com.tw 13 Application Information Setting Output Voltage Input Capacitor Selection where D is the duty cycle of the power MOSFET. For a through hole design, several electrolytic capacitors may be needed. For surface mount designs, solid tanta- lum capacitors can be used, but caution must be exer- cised with regard to the capacitor surge current rating. ) A ( ) D 1 ( D I I OUT RMS ⋅ − × = The regulated output voltage is determined by: Use small ceramic capacitors for high frequency decoupling and bulk capacitors to supply the surge cur- rent needed each time the N-channel power MOSFET (Q1) turns on. Place the small ceramic capacitors physi- cally close to the VIN and between the VIN and GND. The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline. The RMS current (IRMS) of the bulk input capacitor is calculated as the following equation: An output capacitor is required to filter the output and sup- ply the load transient current. The filtering requirements are the function of the switching frequency and the ripple current (DI). The output ripple is the sum of the voltages, having phase shift, across the ESR and the ideal output capacitor. The peak-to-peak voltage of the ESR is calcu- ated as the following equations: ) V ( ) R R 1 ( 925 . 0 VOUT 2 1 ⋅ + × = To prevent stray pickup, please locate resistors R1 and R2 close to APW7313. ESR I V L F ) D 1 ( V I V V D ESR OSC OUT IN OUT × ∆ = − = ∆ = × × Output Capacitor Selection Figure 1. Converter Waveforms I OUT V LX T=1/F OSC I L I Q1 I COUT I OUT I I DT V OUT V OUT V IN V OUT C IN C OUT L Q1 LX ESR I L I OUT I Q1 I COUT VIN Q2 ........... (1) ........... (2) ........... (3) In critical condition, like input voltage plug in, it will cause the high spike voltage. It is recommended to place large capacitance and higher voltage rating to reduce the spike voltage. In general, to parallel a electrolytic capacitor with large capacitance can reduce the spike voltage in critical condition. This electrolytic capacitor must also be short pin wire to make it as close as to the power plane or trace. CIN1 CIN2 10uF/ MLCC VIN APW7313 VIN |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |