データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MP2482 データシート(PDF) 11 Page - Monolithic Power Systems

部品番号 MP2482
部品情報  5A, 30V, 420kHz Step-Down Converter
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MPS [Monolithic Power Systems]
ホームページ  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MP2482 データシート(HTML) 11 Page - Monolithic Power Systems

Back Button MP2482 Datasheet HTML 6Page - Monolithic Power Systems MP2482 Datasheet HTML 7Page - Monolithic Power Systems MP2482 Datasheet HTML 8Page - Monolithic Power Systems MP2482 Datasheet HTML 9Page - Monolithic Power Systems MP2482 Datasheet HTML 10Page - Monolithic Power Systems MP2482 Datasheet HTML 11Page - Monolithic Power Systems MP2482 Datasheet HTML 12Page - Monolithic Power Systems MP2482 Datasheet HTML 13Page - Monolithic Power Systems MP2482 Datasheet HTML 14Page - Monolithic Power Systems  
Zoom Inzoom in Zoom Outzoom out
 11 / 14 page
background image
MP2482 – 5A, 30V, 420kHZ STEP-DOWN CONVERTER
MP2482 Rev.1.4
www.MonolithicPower.com
11
9/21/2011
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
Preliminary Specifications Subject to Change
© 2011 MPS. All Rights Reserved.
PCB Layout Guide (For SOIC8E Package)
PCB layout is very important to achieve stable
operation. Please follow these guidelines and
take Figure3 and 4 for references.
1) Keep the path of switching current short
and minimize the loop area formed by Input
cap, high-side MOSFET and schottky diode.
2) Keep the connection of schottky diode
between SW pin and input power ground
as short and wide as possible.
3) Ensure all feedback connections are short
and direct. Place the feedback resistors
and compensation components as close to
the chip as possible.
4) Route SW away from sensitive analog
areas such as FB.
5) Connect IN, SW, and especially GND
respectively to a large copper area to cool
the chip to improve thermal performance
and long-term reliability. For single layer
PCB, exposed pad should not be soldered.
GND
VCC
BST
SW
IN
EN
PG
FB
Rb
L1
D1
PGND
SGND
R1
C2
C1
Figure 3—PCB Layout for Single Layer
R4
GND
VCC
BST
SW
IN
EN
PG
FB
C1
Rb
R1
C2
L1
D1
PGND
SGND
Top Layer
SGND
Bottom Layer
Figure 4—PCB Layout for Double Layers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com