データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TC4423AVMF データシート(PDF) 9 Page - Microchip Technology

部品番号 TC4423AVMF
部品情報  3A Dual High-Speed Power MOSFET Drivers
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

TC4423AVMF データシート(HTML) 9 Page - Microchip Technology

Back Button TC4423AVMF Datasheet HTML 5Page - Microchip Technology TC4423AVMF Datasheet HTML 6Page - Microchip Technology TC4423AVMF Datasheet HTML 7Page - Microchip Technology TC4423AVMF Datasheet HTML 8Page - Microchip Technology TC4423AVMF Datasheet HTML 9Page - Microchip Technology TC4423AVMF Datasheet HTML 10Page - Microchip Technology TC4423AVMF Datasheet HTML 11Page - Microchip Technology TC4423AVMF Datasheet HTML 12Page - Microchip Technology TC4423AVMF Datasheet HTML 13Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 22 page
background image
© 2007 Microchip Technology Inc.
DS21998B-page 9
TC4423A/TC4424A/TC4425A
3.0
PIN DESCRIPTIONS
The descriptions of the pins are listed in Table 3-1.
TABLE 3-1:
PIN FUNCTION TABLE (1)
3.1
Inputs A and B
Inputs A and B are TTL/CMOS compatible inputs that
control outputs A and B, respectively. These inputs
have 300 mV of hysteresis between the high and low
input levels, allowing them to be driven from slow rising
and falling signals, and to provide noise immunity.
3.2
Outputs A and B
Outputs A and B are CMOS push-pull outputs that are
capable of sourcing and sinking 3A peaks of current
(VDD = 18V). The low output impedance ensures the
gate of the external MOSFET will stay in the intended
state even during large transients. These outputs also
have a reverse current latch-up rating of 1.5A.
3.3
Supply Input (VDD)
VDD is the bias supply input for the MOSFET driver and
has a voltage range of 4.5V to 18V. This input must be
decoupled to ground with a local ceramic capacitor.
This bypass capacitor provides a localized low-
impedance path for the peak currents that are to be
provided to the load.
3.4
Ground (GND)
Ground is the device return pin. The ground pin should
have a low-impedance connection to the bias supply
source return. High peak currents will flow out the
ground pin when the capacitive load is being
discharged.
3.5
Exposed Metal Pad
The exposed metal pad of the DFN package is not
internally connected to any potential. Therefore, this
pad can be connected to a ground plane or other
copper plane on a printed circuit board to aid in heat
removal from the package.
8-Pin PDIP
8-Pin
DFN
16-Pin
SOIC
(Wide)
Symbol
Description
1
1
1
NC
No connection
2
2
2
IN A
Input A
3
NC
No connection
3
3
4
GND
Ground
5
GND
Ground
6
NC
No connection
4
4
7
IN B
Input B
8
NC
No connection
9
NC
No connection
5
5
10
OUT B
Output B
11
OUT B
Output B
66
12
VDD
Supply input
——
13
VDD
Supply input
7
7
14
OUT A
Output A
15
OUT A
Output A
8
8
16
NC
No connection
PAD
NC
Exposed Metal Pad
Note 1: Duplicate pins must be connected for proper operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com