データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM32F215RG データシート(PDF) 115 Page - STMicroelectronics

部品番号 STM32F215RG
部品情報  ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/1284KB RAM
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F215RG データシート(HTML) 115 Page - STMicroelectronics

Back Button STM32F215RG Datasheet HTML 111Page - STMicroelectronics STM32F215RG Datasheet HTML 112Page - STMicroelectronics STM32F215RG Datasheet HTML 113Page - STMicroelectronics STM32F215RG Datasheet HTML 114Page - STMicroelectronics STM32F215RG Datasheet HTML 115Page - STMicroelectronics STM32F215RG Datasheet HTML 116Page - STMicroelectronics STM32F215RG Datasheet HTML 117Page - STMicroelectronics STM32F215RG Datasheet HTML 118Page - STMicroelectronics STM32F215RG Datasheet HTML 119Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 173 page
background image
STM32F21xxx
Electrical characteristics
Doc ID 17050 Rev 8
115/173
Equation 1: RAIN max formula
The formula above (Equation 1) is used to determine the maximum external impedance
allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of
sampling periods defined in the ADC_SMPR1 register.
a
fS
(2)
Sampling rate
(fADC = 30 MHz)
12-bit resolution
Single ADC
--
2
Msps
12-bit resolution
Interleave Dual ADC
mode
-
-
3.75
Msps
12-bit resolution
Interleave Triple ADC
mode
--
6
Msps
IVREF+
(2)
ADC VREF DC current
consumption in conversion mode
fADC = 30 MHz
3 sampling time
12-bit resolution
-
300
500
µA
fADC = 30 MHz
480 sampling time
12-bit resolution
--
16
µA
IVDDA
(2)
ADC VDDA DC current
consumption in conversion mode
fADC = 30 MHz
3 sampling time
12-bit resolution
-1.6
1.8
mA
fADC = 30 MHz
480 sampling time
12-bit resolution
--
60
µA
1.
It is recommended to maintain the voltage difference between VREF+ and VDDA below 1.8 V.
2.
Based on characterization, not tested in production.
3.
VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.
4.
RADC maximum value is given for VDD=1.8 V, and minimum value for VDD=3.3 V.
5.
For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 63.
Table 63.
ADC characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Table 64.
ADC accuracy (1)
Symbol
Parameter
Test conditions
Typ
Max(2)
Unit
ET
Total unadjusted error
fPCLK2 = 60 MHz,
fADC = 30 MHz, RAIN < 10 kΩ,
VDDA = 1.8 to 3.6 V
±2
±5
LSB
EO
Offset error
±1.5
±2.5
EG
Gain error
±1.5
±3
ED
Differential linearity error
±1
±2
EL
Integral linearity error
±1.5
±3
RAIN
k0.5
()
fADC CADC
2
N
2
+
()
ln
×
×
-------------------------------------------------------------- RADC
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com