データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM32F215RG データシート(PDF) 126 Page - STMicroelectronics

部品番号 STM32F215RG
部品情報  ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/1284KB RAM
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F215RG データシート(HTML) 126 Page - STMicroelectronics

Back Button STM32F215RG Datasheet HTML 122Page - STMicroelectronics STM32F215RG Datasheet HTML 123Page - STMicroelectronics STM32F215RG Datasheet HTML 124Page - STMicroelectronics STM32F215RG Datasheet HTML 125Page - STMicroelectronics STM32F215RG Datasheet HTML 126Page - STMicroelectronics STM32F215RG Datasheet HTML 127Page - STMicroelectronics STM32F215RG Datasheet HTML 128Page - STMicroelectronics STM32F215RG Datasheet HTML 129Page - STMicroelectronics STM32F215RG Datasheet HTML 130Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 175 page
background image
Electrical characteristics
STM32F21xxx
126/175
DocID17050 Rev 9
INL(3)
Integral non linearity
(difference between
measured value at Code i
and the value at Code i on a
line drawn between Code 0
and last Code 1023)
--
±1
LSB
Given for the DAC in 10-bit
configuration.
--
±4
LSB
Given for the DAC in 12-bit
configuration.
Offset(3)
Offset error
(difference between
measured value at Code
(0x800) and the ideal value =
VREF+/2)
--
±10
mV
--
±3
LSB
Given for the DAC in 10-bit at
VREF+ = 3.6 V
--
±12
LSB
Given for the DAC in 12-bit at
VREF+ = 3.6 V
Gain
error(3)
Gain error
-
-
±0.5
%
Given for the DAC in 12-bit
configuration
tSETTLING(3)
Settling time (full scale: for a
10-bit input code transition
between the lowest and the
highest input codes when
DAC_OUT reaches final
value ±4LSB
-3
6
µs
CLOAD ≤ 50 pF,
RLOAD ≥ 5 kΩ
THD(3)
Total Harmonic Distortion
Buffer ON
--
-
dB
CLOAD ≤ 50 pF,
RLOAD ≥ 5 kΩ
Update
rate(1)
Max frequency for a correct
DAC_OUT change when
small variation in the input
code (from code i to i+1LSB)
--
1
MS/s
CLOAD ≤ 50 pF,
RLOAD ≥ 5 kΩ
tWAKEUP(3)
Wakeup time from off state
(Setting the ENx bit in the
DAC Control register)
-
6.5
10
µs
CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
input code between lowest and
highest possible ones.
PSRR+ (1)
Power supply rejection ratio
(to VDDA) (static DC
measurement)
-
–67
–40
dB No RLOAD, CLOAD = 50 pF
1. Guaranteed by design, not tested in production.
2. The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic
consumption occurs.
3. Guaranteed by characterization, not tested in production.
Table 67. DAC characteristics (continued)
Symbol
Parameter
Min
Typ
Max
Unit
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com