データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AFE032 データシート(PDF) 30 Page - Texas Instruments

Click here to check the latest version.
部品番号 AFE032
部品情報  Power-Line Communications Analog Front-End
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

AFE032 データシート(HTML) 30 Page - Texas Instruments

Back Button AFE032 Datasheet HTML 26Page - Texas Instruments AFE032 Datasheet HTML 27Page - Texas Instruments AFE032 Datasheet HTML 28Page - Texas Instruments AFE032 Datasheet HTML 29Page - Texas Instruments AFE032 Datasheet HTML 30Page - Texas Instruments AFE032 Datasheet HTML 31Page - Texas Instruments AFE032 Datasheet HTML 32Page - Texas Instruments AFE032 Datasheet HTML 33Page - Texas Instruments AFE032 Datasheet HTML 34Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 77 page
background image
0
0.2
0.4
0.6
0.8
1
1.2
100
200
300
400
500
600
Frequency (kHz)
Block 2
Block 1
C010
FCC Filter
FS = 1200 kHz
0
0.2
0.4
0.6
0.8
1
1.2
100
200
300
400
500
600
Frequency (kHz)
Block 2
Block 1
C011
ARIB Filter
FS = 1200 kHz
0
0.2
0.4
0.6
0.8
1
1.2
30
60
90
120
150
180
210
Frequency (kHz)
C012
CELENEC A Filter
FS = 400 kHz
Block 2
AFE032
SBOS669A – AUGUST 2013 – REVISED DECEMBER 2013
www.ti.com
Figure 23 shows the transfer function of block 2 when the recommended coefficients for the CENELEC A band
are used.
Figure 23. Transfer Function of Block 2 - CENELEC A Band Coefficients According to Table 8
Figure 24 shows the transfer function of blocks 1 and 2 when the recommended coefficients for the ARIB band
are used.
Figure 24. Transfer Function of Blocks 1 and 2 - ARIB Band Coefficients According to Table 7 and
Table 8
Figure 25 shows the transfer function of blocks 1 and 2 when the recommended coefficients for the FCC band
are used.
Figure 25. Transfer Function of Blocks 1 and 2 - FCC Band Coefficients According to Table 7 and Table 8
SPI Clock To DAC Clock Synchronization
The device receives DAC samples from the external DSP over the SPI (which operates using SCLK) and writes
these samples to the ASYNCH FIFO for internal synchronization (the ASYNCH FIFO and the rest of the DSP
path operate using the internally-generated DAC_CLK signal). The FIFO read controller pulls the samples out of
the ASYNCH FIFO at the rate determined by the DAC_CLK frequency (not the rate determined by fS).
30
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: AFE032



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com