データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD5686 データシート(PDF) 3 Page - Analog Devices

部品番号 AD5686
部品情報  Quad, 16-/12-Bit nanoDAC with SPI Interface
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD5686 データシート(HTML) 3 Page - Analog Devices

  AD5686 Datasheet HTML 1Page - Analog Devices AD5686 Datasheet HTML 2Page - Analog Devices AD5686 Datasheet HTML 3Page - Analog Devices AD5686 Datasheet HTML 4Page - Analog Devices AD5686 Datasheet HTML 5Page - Analog Devices AD5686 Datasheet HTML 6Page - Analog Devices AD5686 Datasheet HTML 7Page - Analog Devices AD5686 Datasheet HTML 8Page - Analog Devices AD5686 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 28 page
background image
Data Sheet
AD5686/AD5684
Rev. A | Page 3 of 28
SPECIFICATIONS
VDD = 2.7 V to 5.5 V; VREF = 2.5 V; 1.8 V ≤ VLOGIC ≤ 5.5 V; all specifications TMIN to TMAX, unless otherwise noted. RL = 2 kΩ; CL = 200 pF.
Table 2.
A Grade1
B Grade1
Parameter
Min
Typ
Max
Min
Typ
Max
Unit
Test Conditions/Comments
STATIC PERFORMANCE2
AD5686
Resolution
16
16
Bits
Relative Accuracy
±2
±8
±1
±2
LSB
Gain = 2
±2
±8
±1
±3
LSB
Gain = 1
Differential Nonlinearity
±1
±1
LSB
Guaranteed monotonic by design
AD5684
Resolution
12
12
Bits
Relative Accuracy
±0.12
±2
±0.12
±1
LSB
Differential Nonlinearity
±1
±1
LSB
Guaranteed monotonic by design
Zero-Code Error
0.4
4
0.4
1.5
mV
All 0s loaded to DAC register
Offset Error
+0.1
±4
+0.1
±1.5
mV
Full-Scale Error
+0.01
±0.2
+0.01
±0.1
% of
FSR
All 1s loaded to DAC register
Gain Error
±0.02
±0.2
±0.02
±0.1
% of
FSR
Total Unadjusted Error
±0.01
±0.25
±0.01
±0.1
% of
FSR
Gain = 2
±0.25
±0.2
% of
FSR
Gain = 1
Offset Error Drift3
±1
±1
µV/°C
Gain Temperature
Coefficient3
±1
±1
ppm
Of FSR/°C
DC Power Supply Rejection
Ratio3
0.15
0.15
mV/V
DAC code = midscale; VDD = 5 V ± 10%
DC Crosstalk3
±2
±2
µV
Due to single channel, full-scale
output change
±3
±3
µV/mA
Due to load current change
±2
±2
µV
Due to powering down (per channel)
OUTPUT CHARACTERISTICS3
Output Voltage Range
0
VREF
0
VREF
V
Gain = 1
0
2 × VREF
0
2 × VREF
V
Gain = 2, see
Figure 23
Capacitive Load Stability
2
2
nF
RL = ∞
10
10
nF
RL = 1 kΩ
Resistive Load4
1
1
kΩ
Load Regulation
80
80
µV/mA
5 V ± 10%, DAC code = midscale;
−30 mA ≤ IOUT ≤ +30 mA
80
80
µV/mA
3 V ± 10%, DAC code = midscale;
−20 mA ≤ IOUT ≤ +20 mA
Short-Circuit Current5
40
40
mA
Load Impedance at Rails6
25
25
See
Figure 23
Power-Up Time
2.5
2.5
µs
Coming out of power-down mode;
VDD = 5 V
REFERENCE INPUT
Reference Current
90
90
µA
VREF = VDD = VLOGIC =5.5 V, gain = 1
180
180
µA
VREF = VDD = VLOGIC =5.5 V, gain = 2
Reference Input Range
1
VDD
1
VDD
V
Gain = 1
1
VDD/2
1
VDD/2
V
Gain = 2
Reference Input Impedance
16
16
kΩ
Gain = 2
32
32
kΩ
Gain = 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com