データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CAT24C02C データシート(PDF) 3 Page - Catalyst Semiconductor

部品番号 CAT24C02C
部品情報  2K-Bit Serial E2PROM
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CATALYST [Catalyst Semiconductor]
ホームページ  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT24C02C データシート(HTML) 3 Page - Catalyst Semiconductor

  CAT24C02C Datasheet HTML 1Page - Catalyst Semiconductor CAT24C02C Datasheet HTML 2Page - Catalyst Semiconductor CAT24C02C Datasheet HTML 3Page - Catalyst Semiconductor CAT24C02C Datasheet HTML 4Page - Catalyst Semiconductor CAT24C02C Datasheet HTML 5Page - Catalyst Semiconductor CAT24C02C Datasheet HTML 6Page - Catalyst Semiconductor CAT24C02C Datasheet HTML 7Page - Catalyst Semiconductor CAT24C02C Datasheet HTML 8Page - Catalyst Semiconductor CAT24C02C Datasheet HTML 9Page - Catalyst Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 3 / 9 page
background image
CAT24C02C
3
Doc. No. 25086-00 8/99 S-1
A.C. CHARACTERISTICS
VCC = +1.8V to +6.0V, unless otherwise specified.
Read & Write Cycle Limits
Symbol
Parameter
1.8V, 2.5V
4.5V-5.5V
Min.
Max.
Min.
Max.
Units
FSCL
Clock Frequency
100
400
kHz
TI(1)
Noise Suppression Time
200
200
ns
Constant at SCL, SDA Inputs
tAA
SCL Low to SDA Data Out
3.5
1
µs
and ACK Out
tBUF(1)
Time the Bus Must be Free Before
4.7
1.2
µs
a New Transmission Can Start
tHD:STA
Start Condition Hold Time
4
0.6
µs
tLOW
Clock Low Period
4.7
1.2
µs
tHIGH
Clock High Period
4
0.6
µs
tSU:STA
Start Condition Setup Time
4.7
0.6
µs
(for a Repeated Start Condition)
tHD:DAT
Data In Hold Time
0
0
ns
tSU:DAT
Data In Setup Time
50
50
ns
tR(1)
SDA and SCL Rise Time
1
0.3
µs
tF(1)
SDA and SCL Fall Time
300
300
ns
tSU:STO
Stop Condition Setup Time
4
0.6
µs
tDH
Data Out Hold Time
100
100
ns
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated.
The write cycle time is the time from a valid stop
condition of a write sequence to the end of the internal
program/erase cycle. During the write cycle, the bus
interface circuits are disabled, SDA is allowed to remain
high, and the device does not respond to its slave
address.
Write Cycle Limits
Symbol
Parameter
Min.
Typ.
Max
Units
tWR
Write Cycle Time
10
ms
Power-Up Timing(1)(2)
Symbol
Parameter
Max.
Units
tPUR
Power-up to Read Operation
1
ms
tPUW
Power-up to Write Operation
1
ms



Html Pages

1 2 3 4 5 6 7 8 9


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com