データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

THS4081CD データシート(PDF) 14 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
部品番号 THS4081CD
部品情報  175 MHz High Speed AMPLIFIERS
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

THS4081CD データシート(HTML) 14 Page - National Semiconductor (TI)

Back Button THS4081CD Datasheet HTML 10Page - National Semiconductor (TI) THS4081CD Datasheet HTML 11Page - National Semiconductor (TI) THS4081CD Datasheet HTML 12Page - National Semiconductor (TI) THS4081CD Datasheet HTML 13Page - National Semiconductor (TI) THS4081CD Datasheet HTML 14Page - National Semiconductor (TI) THS4081CD Datasheet HTML 15Page - National Semiconductor (TI) THS4081CD Datasheet HTML 16Page - National Semiconductor (TI) THS4081CD Datasheet HTML 17Page - National Semiconductor (TI) THS4081CD Datasheet HTML 18Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 32 page
background image
THS4081, THS4082
175MHz LOW POWER HIGHSPEED AMPLIFIERS
SLOS274D − DECEMBER 1999 − REVISED JUNE 2001
14
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
APPLICATION INFORMATION
driving a capacitive load
Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are
taken. The first is to realize that the THS408x has been internally compensated to maximize its bandwidth and
slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the
output will decrease the device’s phase margin leading to high frequency ringing or oscillations. Therefore, for
capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of
the amplifier, as shown in Figure 41. A minimum value of 20
Ω should work well for most applications. For
example, in 75-
Ω transmission systems, setting the series resistor value to 75 Ω both isolates any capacitance
loading and provides the proper line impedance matching at the source end.
+
_
THS408x
CLOAD
1.3 k
Ω
Input
Output
1.3 k
Ω
20
Ω
Figure 41. Driving a Capacitive Load
offset voltage
The output offset voltage, (VOO) is the sum of the input offset voltage (VIO) and both input bias currents (IIB) times
the corresponding gains. The following schematic and formula can be used to calculate the output offset
voltage:
V
OO +
V
IO
1
)
R
F
R
G
" I
IB
)
R
S
1
)
R
F
R
G
" I
IB–
R
F
+
−
VI
+
RG
RS
RF
IIB−
VO
IIB+
Figure 42. Output Offset Voltage Model



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com