| データシートサーチシステム |
|
ICS551M データシート(PDF) 1 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS551M データシート(HTML) 1 Page - Integrated Circuit Systems |
|
1 / 4 page ![]() ICS551 1 to 4 Clock Buffer MDS 551 B 1 Revision 091200 Printed 11/14/00 Integrated Circuit Systems, Inc.•525 Race Street•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax PRELIMINARY INFORMATION • Packaged in 8 pin SOIC • Low cost clock buffer • Low skew (250ps) outputs • Input/output clock frequency up to 160 MHz • Operating voltages of 3.0 to 5.5 V • Non-inverting • Ideal for networking clocks • Output Enable mode tri-states outputs • Full CMOS clock swings with 25mA drive capability at TTL levels • Advanced, low power CMOS process The ICS551 is a low cost, high speed single input to four output clock buffer. Part of ICS’ Clock BlocksTM family, this is our lowest cost, small clock buffer. See the ICS552-01B for a monolithic dual version of the ICS551 in a 20 pin QSOP. ICS makes many non-PLL and PLL based low skew output devices, as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs. Block Diagram Description Features Q1 Q2 Q3 Q4 ICLK Output Enable |
同様の部品番号 - ICS551M |
|
同様の説明 - ICS551M |
|
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |