ICS85357-01 datasheet(7/12 Pages) ICST

部品番号	ICS85357-01

部品情報	4:1 OR 2:1 DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK MULTIPLEXER

PDF	12 Pages

Scroll/Zoom	100%

メーカー	ICST [Integrated Circuit Systems]

ホームページ	http://www.icst.com

Logo

7 / 12 page

85357AG-01

www.icst.com/products/hiperclocks.html

REV. A JULY 16, 2001

Integrated

Circuit

Systems, Inc.

ICS85357-01

4:1 OR 2:1

DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK MULTIPLEXER

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 7 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF ~ V

CC/2 is

generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of

R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock

swing is only 2.5V and V

CC = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.

CLK_IN

0.1uF

V_REF

FIGURE 7 - SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

ICS85357-01 データシート(PDF) 7 Page - Integrated Circuit Systems